Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Atomic read/write support in a multi-module memory configuration










Image Number 3 for United States Patent #7660951.

Efficient transfer of data to and from random access memory is described. Multiple request sources and a memory system comprise memory modules having memory banks, each bank containing rows of data. The retrieval comprises transferring all data pursuant to a given request by one source before any data is transferred pursuant to a subsequent request from said second source. This retrieval is achieved using a memory arbiter that implements an algorithm for atomic read/write. Each bank is assigned a FIFO buffer by the arbiter to store access requests. The access requests are arbitrated, and an encoded value of a winner of arbitration is loaded into the relevant FIFO buffer(s) before choosing the next winner. When an encoded value reaches the head of the buffer, all associated data is accessed in the given bank before accessing data for another request source.








 
 
  Recently Added Patents
Synchronization scheduling apparatus and method in real-time multi-core system
Reflective mask blank and method of manufacturing a reflective mask
Stability control system with body-force-disturbance heading correction
Organic light emitting display apparatus
Power converter and method of power conversion
Detecting patterns of abuse in a virtual environment
Bootstrap gate driver
  Randomly Featured Patents
Fluorination catalyst and process
N-alkylated diaminopropane derivatives as modulators of chemokine receptor activity
Downhole circulating tool and method of use
Umbrella with an improved runner fastener
Synchronized multi-link transmission in an ARQ-enabled multi-hop wireless network
Calligraphic alphabet lettering kit
Golf glove and method of making same
Adjustable socket including apertured sleeve
Magneto-resistance effect element, magneto-resistance effect head, magneto-resistance transducer system, and magnetic storage system
Latch circuit, flip-flop having the same and data latching method