Resources Contact Us Home
Atomic read/write support in a multi-module memory configuration

Image Number 3 for United States Patent #7660951.

Efficient transfer of data to and from random access memory is described. Multiple request sources and a memory system comprise memory modules having memory banks, each bank containing rows of data. The retrieval comprises transferring all data pursuant to a given request by one source before any data is transferred pursuant to a subsequent request from said second source. This retrieval is achieved using a memory arbiter that implements an algorithm for atomic read/write. Each bank is assigned a FIFO buffer by the arbiter to store access requests. The access requests are arbitrated, and an encoded value of a winner of arbitration is loaded into the relevant FIFO buffer(s) before choosing the next winner. When an encoded value reaches the head of the buffer, all associated data is accessed in the given bank before accessing data for another request source.

  Recently Added Patents
Display fixture for highlighting products
Method and system of channel detecting and reporting, terminal, and management center
Constant low-flow air source control system and method
Method of allocating IP address of image forming apparatus using DHCP, image forming apparatus and system of allocating IP address using DHCP
Valved, microwell cell-culture device and method
Method of purifying crude acetone stream
Radio communication device and sequence length adjusting method
  Randomly Featured Patents
Stackable differential mobility analyzer for aerosol measurement
Dynamic spine stabilizer
Method and apparatus for accelerating occlusion culling in a graphics computer
Thin film transistor liquid crystal display array substrate and manufacturing method thereof
Linen cabinet
Apparatus for the thermal treatment of process exhaust gases containing pollutants
External immobilizer
Computer-implemented method for managing commands for a terminal session
Special effects drinking lid and straw
Electrical connection interfaces and methods for adjacently positioned circuit components