Resources Contact Us Home
Semiconductor device structures with reduced junction capacitance and drain induced barrier lowering and methods for fabricating such device structures and for fabricating a semiconductor-on-i

Image Number 10 for United States Patent #7659178.

Semiconductor device structures with reduced junction capacitance and drain induced barrier lowering, methods for fabricating such device structures, and methods for forming a semiconductor-on-insulator substrate. The semiconductor structure comprises a semiconductor layer and a dielectric layer disposed between the semiconductor layer and the substrate. The dielectric layer includes a first dielectric region with a first dielectric constant and a second dielectric region with a second dielectric constant that is greater than the first dielectric constant. In one embodiment, the dielectric constant of the first dielectric region may be less than about 3.9 and the dielectric constant of the second dielectric region may be greater than about ten (10). The semiconductor-on-insulator substrate comprises a semiconductor layer separated from a bulk layer by an insulator layer of a high-dielectric constant material. The fabrication methods comprise modifying a region of the dielectric layer to have a lower dielectric constant.

  Recently Added Patents
Chemically bonded carbon nanotube-polymer hybrid and nanocomposite thereof
Storage basket with lid
Display screen or portion thereof with icon
Filtering method for improving the data quality of geometric tire measurements
Human and mouse targeting peptides identified by phage display
High throughput thin film characterization and defect detection
  Randomly Featured Patents
Direct expansion evaporator
Vending machine
Battery pack with vertical cells and slide in latch
Recovery of sulphuric acid
Ultra low NOx emissions combustion system for gas turbine engines
Header assembly for internal combustion engines
High efficiency refrigeration system
Method and system for transacting a purchase using a credit card from the seller
Vertical non-volatile memory
Predistortion using FPGA