Resources Contact Us Home
Semiconductor device structures with reduced junction capacitance and drain induced barrier lowering and methods for fabricating such device structures and for fabricating a semiconductor-on-i

Image Number 10 for United States Patent #7659178.

Semiconductor device structures with reduced junction capacitance and drain induced barrier lowering, methods for fabricating such device structures, and methods for forming a semiconductor-on-insulator substrate. The semiconductor structure comprises a semiconductor layer and a dielectric layer disposed between the semiconductor layer and the substrate. The dielectric layer includes a first dielectric region with a first dielectric constant and a second dielectric region with a second dielectric constant that is greater than the first dielectric constant. In one embodiment, the dielectric constant of the first dielectric region may be less than about 3.9 and the dielectric constant of the second dielectric region may be greater than about ten (10). The semiconductor-on-insulator substrate comprises a semiconductor layer separated from a bulk layer by an insulator layer of a high-dielectric constant material. The fabrication methods comprise modifying a region of the dielectric layer to have a lower dielectric constant.

  Recently Added Patents
Compositions and methods of vascular injury repair
Systems and methods for switching supply load current estimation
Traffic flow analysis mitigation using a cover signal
Integrated circuit packaging system with interconnects and method of manufacture thereof
Intraoral camera for dental chairs
Inhibitors of bacterial nitric oxide synthase, and related screening methods
  Randomly Featured Patents
2D graph displaying document locations of user-specified concept of interest
Applicator robot and apparatus having member for picking up and transporting workpiece
Image forming apparatus and control method for the same
Enzyme-support complexes
High efficiency LED driver
Apparatus and method for controlling fluid material composition on a polishing pad
Computer-implemented system and method for facilitating the development and documentation of user thinking about an arbitrary problem
Tie down buckle
Carrier and carrier system for flatpack integrated circuits
Binomial microscope