Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for increasing the chrome to iron ratio of chromites products










Image Number 6 for United States Patent #7658894.

A method for increasing the chrome to iron ratio of a chromite product selected from the group consisting of ore and ore concentrate comprising the steps of mixing the chromite product with at least one salt so as to produce a mixture, whereby the concentration of salt in the mixture is selected to induce the selective chlorination of iron; and chlorinating the mixture in the presence of CO at a temperature sufficient to induce the formation of a thin film of a melt around the chromite product and at a temperature able to promote the selective chlorination of iron, whereby an iron impoverished chromite product is yielded having an increased chromite to iron ratio as compared to that of the chromite product.








 
 
  Recently Added Patents
Reflective mask blank and method of manufacturing a reflective mask
Catalysts for hydrodeoxygenation of polyols
Flame retardant thermoplastic elastomers
Information terminal, setting information distribution server, right information distribution server, network connection setting program and method
Wireless subscriber managing storage of HARQ packets
Methods and systems for use in tracking targets for direction finding systems
Uni-directional transient voltage suppressor (TVS)
  Randomly Featured Patents
Constant spark energy, inductive discharge ignition system
Method for recognizing irregular combustion processes in an internal combustion engine and apparatus for performing the method
Method for manufacturing a magnetic powder for high density magnetic recording
Efficient storage of non-searchable attributes
Telephoto lens system
Electrical connector
Apparatus for the continuous production of link chains
Safety arrangement in kickstart apparatus for an internal combustion engine
Co-condensates based on phenol-butyraldehyde resins, their preparation and their use
Signal processing circuit comprising an attenuating unit, a detecting unit, and an attenuation rate setting unit