Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor device and a method of manufacturing the same










Image Number 4 for United States Patent #7651917.

In the present invention, an npn junction is formed by circularly forming a p- type impurity region and n+ type impurity regions on a same single-crystalline substrate as a MOS transistor. Multiple npn junctions are formed apart from each other in concentric circular patterns. With this configuration, steep breakdown characteristics can be obtained, which results in good constant-voltage diode characteristics. Being formed in a manufacturing process of a MOS transistor, the present protection diode contributes to process streamlining and cost reduction. By selecting the number of npn junctions according to breakdown voltage, control of the breakdown voltage can be facilitated.








 
 
  Recently Added Patents
Method and composition for attracting arthropods by volatizing an acid
Glycosyltransferase promoter
Method of controlling semiconductor device, signal processing method, semiconductor device, and electronic apparatus
Probe for ultrasound diagnostic apparatus
Display apparatus
Login security with short messaging
Communication terminal, communication system, server apparatus, and communication connecting method
  Randomly Featured Patents
Abrasion-resistant catalyst carrier formed of transition aluminas
Still image filing system
White balance correction device with correction signal limiting device
Apparatus for reading coding on a moving coding carrier, especially a travelling fabric web
Synchronization of timestamps to compensate for communication latency between devices
Compiler using clean lines table with entries indicating unchanged text lines for incrementally compiling only changed source text lines
Method and apparatus for distributing a self-synchronized clock to nodes on a chip
LSI high-voltage timing circuit for MOS dynamic memory element
Glare reducing lens
Hyper-reset pressure controller