Resources Contact Us Home
Packaging of integrated circuits to lead frames

Image Number 4 for United States Patent #7645639.

A lead frame (200) for housing an integrated circuit is disclosed comprising a main member (220) and an engagement portion (230) for receiving an integrated circuit (210). The integrated circuit (210) is located at the engagement portion (230) and engaged with the lead frame through resilient engagement with the first and second engagement members (222, 223). The first and second engagement members (222,223) which depend from the main member, secure the integrated to the lead frame by engaging in resilient contact respective opposed surfaces of the integrated circuit. The integrated circuit is engaged to the lead frame by clipping into it into position between the engagement members. There is no need for a gluing process unlike conventional lead frame designs which where the integrated circuit is attached to a lead frame by gluing it onto the die paddle.

  Recently Added Patents
PMI feedback with codebook interpolation
Detachably integrated battery charger for mobile cell phones and like devices
Transaction cost recovery queue management
Storing a location within metadata of visual media
System and transceiver clocking to minimize required number of reference sources in multi-function cellular applications including GPS
Data transfer device and data transfer method
Method and system for determining a suppression factor of a suppression system and a lithographic apparatus
  Randomly Featured Patents
Method and voltage converter for converting DC input voltage to AC voltage in a system frequency range
Mass spectrometric substance identification
Airbag inflator x-ray inspection apparatus with rotating entry and exit doors
Concentrates of organophosphorous insecticides
Method of and tiltable ladle for the treatment of cast iron melt
Safety socket head
Method for improving the efficiency of an engine
Rotary head cleaning apparatus and magnetic recording-reproducing apparatus
Method for fabricating isolated phase bus
Optical disk apparatus for recording/erasing information in the M-CAV format by using gain switching to increase the speed of the master clock