Resources Contact Us Home
Packaging of integrated circuits to lead frames

Image Number 4 for United States Patent #7645639.

A lead frame (200) for housing an integrated circuit is disclosed comprising a main member (220) and an engagement portion (230) for receiving an integrated circuit (210). The integrated circuit (210) is located at the engagement portion (230) and engaged with the lead frame through resilient engagement with the first and second engagement members (222, 223). The first and second engagement members (222,223) which depend from the main member, secure the integrated to the lead frame by engaging in resilient contact respective opposed surfaces of the integrated circuit. The integrated circuit is engaged to the lead frame by clipping into it into position between the engagement members. There is no need for a gluing process unlike conventional lead frame designs which where the integrated circuit is attached to a lead frame by gluing it onto the die paddle.

  Recently Added Patents
Intralevel conductive light shield
Potentiometric-sensor chip, potentiometric assay, and assay kit
Configurable caged ball insert for a downhole tool
Substituted indolo 4,3 FG quinolines useful for treating migraine
Multi-function wrench for a power tool
Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
Network based technique for obtaining operator identifier for mobile devices
  Randomly Featured Patents
Anchors extender assemblies and methods for using
Retractable hard top
Multivalued subtracter having capability of sharing plural multivalued signals
Removing time delays in signal paths
Remote control assembly with serviceable terminal
Waste transfer pan for pet litter
Communication system modulating/demodulating data using antenna patterns and associated methods
Memory device and method having low-power, high write latency mode and high-power, low write latency mode and/or independently selectable write latency
Stator in step motor