Resources Contact Us Home
Automatically ballooning an assembly drawing of a computer aided design

Image Number 19 for United States Patent #7636096.

Methods and apparatus, including computer program products, are described for ballooning an assembly drawing of a computer aided design. In one implementation, a set of anchor points is received and a set of balloons is arranged along a polygon enclosing a region including the set of anchor points. The set of balloons is iterated through, and the balloons in the set of balloons are attached to anchor points in the set of anchor points by leaders. Upon completion of one iteration no two leaders intersect.

  Recently Added Patents
Enhanced road vision on full windshield head-up display
Molecular diagnostics amplification system and methods
Firmware update in an information handling system employing redundant management modules
Equalizer circuitry with selectable tap positions and coefficients
Video transmission system with timing based on a global clock and methods for use therewith
Adhesiveless decorative floor tile
Barrel driving system and backlash correction method thereof
  Randomly Featured Patents
Container and end closure adapted for evacuating and back-flushing of gases during closing
Lead conductor member for thin-film magnetic head and head gimbal assembly, using temporarily connected test connection pads
Optical multiplex communication system, optical transmission apparatus, and control method of optical multiplex communication
Solar powered compaction apparatus
Capsule type medical apparatus and capsule type medical system
Method for reducing the size of an image
Method for measuring the microrelief of an object and optical characteristics of near-surface layer, modulation interference microscope for carrying out said method
Compositions for treating allergic and other disorders using norastemizole in combination with other active ingredients
Depth and hover control system for unmanned underwater vehicle
Semiconductor package including a top-surface metal layer for implementing circuit features