Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Systems and methods for online search recirculation and query categorization
Methods and apparatus for map detection with reduced complexity
Digital video disc player
Method of sheet alignment and method of post-processing comprising the same and method of image formation
Plants and seeds of hybrid corn variety CH979678
Image processing apparatus, image processing method, and program
Computer system for routing package deliveries
  Randomly Featured Patents
Information recording method and apparatus of optical disc
Electric apparatus provided with power generating function
Bulk neutralization
Octahydro-1H-pyrrolo[3,2-g]and [2,3-g]isoquinoline derivatives
LCD article from liquid crystal filled, hydrophilically-coated, porous PTFE film
Patient interface
Information processing apparatus connected to a printing apparatus via a network and computer-readable storage medium having stored thereon a program for causing a computer to execute generati
Input/output completion system and method for a data processing platform
Method for extruding ethylene polymers