Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Electrophotographic photoreceptor, manufacturing method therefor and electrophotographic device
Pivoting apparatus
Mobile handset identification and communication authentication
Remote controller with graphical user interface
Mobile wireless access router for separately controlling traffic signal and control signal
Memory system with dynamic refreshing
Functional analysis of neurophysiological data
  Randomly Featured Patents
Dynamic circuit disguise for microelectronic integrated digital logic circuits
Method for producing oxygen from lunar materials
Active armor including medial layer for producing an electrical or magnetic field
Intergrated semiconductor component for high-frequency measurement and use thereof
Apparatus for low liquid wet treatment of a textile material
Storage device enclosure
Gaming bank
Light bulb extractor
Cell array providing non-persistent secret storage through a mutation cycle
Negative film masking system in photographic processing and printing machine