Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual gate structure for imagers and method of formation










Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.








 
 
  Recently Added Patents
Permanent magnet rotor with flux concentrating pole pieces
Clothes hanger
Method and apparatus for managing backup channel in multi-channel environment
Rule-based stimulation program search
Multifunction switch for vehicle having lighting module
Biometric data display system and method
Clock face
  Randomly Featured Patents
Simulative golf game system and a method for providing a simulative golf game and a storage medium for storing a simulative golf game program
Automated provisioning of computing networks using a network database data model
Handle of a pot
Internal fuel rod coating comprising metal silicate
Fluorinated impregnated catalyst systems and methods of forming the same
Embossing and laminating machine for gluing embossed layers
Non-aqueous lithium cells
METHOD FOR FORMING A CORNER JOIN AT A CORNER OF A BOX, METHOD FOR MAKING A SOLID BOARD BLANK PERMEABLE TO AIR, BOX OBTAINED USING ONE OR BOTH METHODS, ASSEMBLY OF A BOX AND FILLING, THE USE OF
Clickless user interaction with text-to-speech enabled web page for users who have reading difficulty
Method for monitoring lung collapse