Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual gate structure for imagers and method of formation










Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.








 
 
  Recently Added Patents
Semiconductor device
Security access protection for user data stored in a cloud computing facility
Method for forming pattern
Methods and systems for use in tracking targets for direction finding systems
Authenticating and off-loading IPTV operations from mobile devices to fixed rendering viewing devices
Tab visibility
System, method, and computer program product for determining whether an electronic mail message is compliant with an etiquette policy
  Randomly Featured Patents
Device for SCSI expansion
Vacuum interrupter with a vapor shield
Method for texturing a photovoltaic cell
Assembly configurable as display stand or a wheeled carrier
Push-lock precision BNC connector
Magnetic tape cassette
Balance shaft
Pesticidal phosphorous-thiazole compounds
Microfluidic particle-analysis systems
Variable margin pressure control