Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Semiconductor device having a bonding pad and shield structure of different thickness
Lower set insert with a lower ball seat for a downhole plug
Decrementing settings for a range of power caps when a power cap is exceeded
Electronic device with embedded antenna
Circuit design approximation
Intake parameter-calculating device for internal combustion engine and method of calculating intake parameter
Table base
  Randomly Featured Patents
Composition for preventing and improving metabolic syndrome
Polyester urethane fiber: polyester made from methyl pentane diol
Coin supports
Controlled moisturization of paper to eliminate curl
Multistage turbocompressor with multiple shafts
Thermal medical blanket using internal subtube
Grooved piston
Polycyclic ether antibiotic
System for detecting and accommodating gas turbine engine fan damage
Glitch detector and trap