Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Virtual appliance update method
Pharmaceutical combination of pazopanib and topotecan to treat neuroblastoma, osteosarcoma, and rhabdomyosarcoma in a human
Fuel cell module
Continuous geospatial tracking system and method
Solar cell using polymer-dispersed liquid crystals
Data center with free-space optical communications
Digital watermark embedding apparatus, digital watermark embedding method, and digital watermark detection apparatus
  Randomly Featured Patents
Shielding device used for various components mounted on circuit board aligned with selectively cut areas
Dielectric resonator filter
Interface switching method and device
Devices and methods for specifying a time when a specified process was performed
Bandage for parts of the body
Artificial intelligence system
Tire inflation device
Target advertising to a specific user offered through an intermediary internet service provider, server or wireless network
Ammunition for a less-lethal projectile
6-Halogeno-[1,2,4]triazolo[1,5-a]pyrimidines for combating animal pests