Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Washing machine
Communication system including a switching section for switching a network route, controlling method and storage medium
Method and computed tomography device and data storage medium for performing a dynamic CT examination on a patient
Wire guide
Microfluidic system incorporating a metal impregnated nanoporous material in a microfluidic pathway thereof
Preservation of liquid foods
Spoofing detection for civilian GNSS signals
  Randomly Featured Patents
Disk device and disk medium, in which a plurality of servo cylinders formed concentrically from the inner diametrical portion to the outer diametrical portion of at least one disk are divided
System and method for management of surveillance devices and surveillance footage
Optical mixer and its use
Flexible toner container and toner delivery apparatus
Method and system for efficient pacing of speech for transcription
Oil-well flap-type safety valve
Pump diaphragm and method for making the same
Method, system, and apparatus for exposing server properties to a client application
Memory write interface in an integrated circuit and method of providing same
Measuring tag for enabling sizing of a garment belt