Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual gate structure for imagers and method of formation










Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.








 
 
  Recently Added Patents
System and method of supplying an electrical system with direct current
Method for modeling and analyzing linear time invariant systems with time delays
Collating device, collating method, and program
Minimizing mismatch during compensation
Wall flow type exhaust gas purification filter
Automatically capturing images that include lightning
Display for gloves
  Randomly Featured Patents
Soybean cultivar 958088713716
Digitizing a recurring analog signal
Exhaust emission control apparatus of internal combustion engine
Triangular asynchronous replication
Monolithically integrated circuit
Memory control circuit outputting contents of a control register
Wireless internet share device
Method of granulating powder and apparatus for it
Frame molding
Near net shape coil support structure