Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Anomalous data detection method
Wristband with detachable labels
Optical channel transport unit frames transmission having interleaved parity
Information obtaining and notification, data message forwarding and handover method and access node
Metal colloidal particles, metal colloid and use of metal colloid
Method for forming a semiconductor device using selective epitaxy of group III-nitride
Flexible pouch
  Randomly Featured Patents
Intelligent user interface including a touch sensor device
Paint brush valet
Air amount calculator for internal combustion engine
Densified ceramic green sheet and stack having conductors therein
Clamp apparatus
Fast EPROM programmable logic array cell
Cable joining device with breakaway nut
Artificial spinal discs and associated implantation instruments and methods
Portable engine
Bedding spring mattress