Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Mold for nanoimprinting, its production process, and processes for producing molded resin having fine concavo-convex structure on its surface and wire-grid polarizer
Toner cartridge
Manufacturing method for semiconductor device carrier and semiconductor package using the same
Compound semiconductor device and manufacturing method therefor
Methods and systems for identifying and changing resolutions to cause an aspect ratio of a printed image to match an aspect ratio of image data
Optical modulator module
Supporting multiple channels of a single interface
  Randomly Featured Patents
Evaluation and adjustment method of optical receiver and optical communication system
Dispensing container
Torsion spring axle beam having embossed channel portion
Using a precharge characteristics of a node to validate a previous data/signal value represented by a discharge of said node
Method and apparatus for establishing spread spectrum communication
Closed loop feedback in MIMO systems
Fluid and electrical coupling
Jacket for a mold
Shaped articles from poly (p-methylstyrene) blends
Fixing apparatus