Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Method for manufacturing thin film transistor and method for manufacturing display device
Maize hybrid X95C382
Method and system for automatically hiding irrelevant parts of hierarchical structures in computer user interfaces
Identifying conceptually related terms in search query results
Acoustic echo cancellation
Solid-state image sensing apparatus and electronic apparatus
Method of preparing highly fluorinated carboxylic acids and their salts
  Randomly Featured Patents
Readily bondable polyester film optical use and laminated polyester film for optical use
Multiple cantilever spring contact switch
Device for exhaust gas recirculation on a multi-cylinder diesel internal combustion engine
Pattern formation method and pattern formation apparatus, exposure method and exposure apparatus, and device manufacturing method
Method for skin tone detection
Impedance hyperaemic stress echocardiography
Apparatus for crib attachment
Address buffer for high-speed address inputting
Automatically operated shovel and stone crushing system comprising the same
Laser line generator system