Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Nonvolatile memory device
Video conference
Array substrate including thin film transistor and method of fabricating the same
Image processing system and method
Anti-phishing system and method
Photoelectric conversion device
Real-time application of filters based on image attributes
  Randomly Featured Patents
Device and method for developing a charge image
Network for improving electro-magnetic interference response
Dielectric gap material for magnetoresistive heads with conformal step coverage
Electrochemical cell electrode
Curvilinear sliding visor
Method of manufacturing an aluminum alloy sheet for body panel and the alloy sheet manufactured thereby
Port tapping for secure access
Method and system for providing transparent access to hardware graphic layers
Dispensers for liquid products