Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Stackable clothes drying apparatus
Materials for organic electroluminescent devices containing substituted 10-benzo[c]phenanthrenes
Maintenance guidance display device, maintenance guidance display method, and maintenance guidance display program
Campanula plant named `PKMM03`
Dimmer system and damper circuit thereof
Flat panel display device and stereoscopic display device
  Randomly Featured Patents
ATM task scheduling system for simultaneous peripheral device transactions processing
Nonhalogenated flame resistant sulfonyl amide copolycarbonate
Reduced temperature contact/via filling
Pneumatic blasting device
Image transfer paper
Formulations with feruloyl glycerides and methods of preparation
Investor personality tool
Electric plug organizer
Use of laser-engraved printing forms
Implantable cardiac defibrillator employing a switched capacitor gain/filter stage having a transient-free gain change