Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Snap-engagement structure
System and method for outputting virtual textures in electronic devices
Semiconductor device
Vehicle front fender
Solid-state imaging apparatus
EpCAM as a reprogramming factor for non-pluripotent cells
Eye therapy system
  Randomly Featured Patents
Polarizing lamp
Optical demultiplexer filter system to eliminate cross-talk side-lobes
Air conditioner cover
Electronic switch controlled by plural inputs
Video-telephone answering set that stores a single picture of video message information
Toner and production method of the same, and image forming method
Crosslinked cellulose polymer/colloidal sol matrix and its use with ink jet recording sheets
System for issuing instructions for parallel execution subsequent to branch into a group of member instructions with compoundability in dictation tag
Device for tightening chains and the like
Method for manufacturing an end portion surrounding a catheter-mounted phased-array ultrasound transducer