Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Electromagnetic bandgap structure and printed circuit board
Plants and seeds of hybrid corn variety CH424126
Scalable encoding apparatus, scalable decoding apparatus, scalable encoding method, scalable decoding method, communication terminal apparatus, and base station apparatus
Method and apparatus for controlling power supply
Magnetic levitation motor used in lens module
Digital microwave radio link with adaptive data rate
Apparatus for preventing overcharge of a battery
  Randomly Featured Patents
Decahydroquinoline compounds
Process for the preparation of a sodium sulphite containing liquor
Mechanically controlled velocity extender system for antennas
Semiconductor memory device with a plurality of memory cells connected to bit lines and method of adjusting the same
Electrical wound healing system and method
Ionographic image forming apparatus
Breath odor eliminator mask
Magnetic head
Phosphorescence compound and electro field light emitting device having the same
Information processing apparatus for processing instructions by out-of-order execution