Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Dynamically reconfigurable systolic array accelorators
Display apparatus
Combination therapy to enhance NK cell mediated cytotoxicity
Toilet bowl
Hair care composition
Layout design defect repair based on inverse lithography and traditional optical proximity correction
  Randomly Featured Patents
Packaging machine
Telephone jack assembly
Rotary wall deslagger
TiO2 nanostructures, membranes and films, and applications of same
Aquatic invertebrate collector
Obstacle sensor operating by collimation and focusing of the emitted wave
Method of selectively operating a cooking apparatus with circulating heated air or water vapor
Sealing system between bearing and compressor housing
Method and apparatus for preventing birds from colliding with or striking flat clear and tinted glass and plastic surfaces
Coupler for providing data transfer between host and remote data processing units