Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Dyes and methods of marking biological material
Request routing based on class
Generating a network map
Systems and methods for generating a user profile based customized media guide with user-generated content and non-user-generated content
Information processing apparatus, non-transitory computer-readable recording medium, and information processing method
PMI feedback with codebook interpolation
Cooling structure and cooling method for control rod drive mechanism and nuclear reactor
  Randomly Featured Patents
Sinuous band and seat spring assembly
Spin-on filter assembly with valve arrangements
Slew rate filter for logging cable signal pick-off
Fabric conditioning compositions
Liquid crystal display polarizing plate, method for producing liquid crystal display polarizing plate, and liquid crystal display
Electronically controlled prosthetic knee
On-board diagnostic testing
Machine readable and visually verifiable security threads and security papers employing same
Multi-functional tool assembly for processing tool of material processing machine
8-arylalkyl- and 8-arylheteroalkyl-5,11-dihydro-6H-dipyrido[3,2-B:2',3'-e][1]diazepines and their use in the treatment of HIV-1 infection