Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Self-assembled, micropatterned, and radio frequency (RF) shielded biocontainers and their uses for remote spatially controlled chemical delivery
Content display monitor
Compact light shield for flash photography
CMOS image sensor
Electro-optical device, method of manufacturing the same, and electronic apparatus
Methods and systems providing desktop search capability to software application
System and method for investing public deposits
  Randomly Featured Patents
Response calibration scheme using frequency-shifted stimulus signals
Spray dispenser
Schottky barrier diode (SBD) and its off-shoot merged PN/Schottky diode or junction barrier Schottky (JBS) diode
Cache addressing
Polymers of methyl ethenyl benzene
Cooling apparatus for float-glass installation
Novelty sports hat with three-dimensional team insignia
Pattern former/loader system for bakery products
Cap visor protector