Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Monitoring activity of a user in locomotion on foot
Serial transmission system including transmitter apparatus and receiver apparatus, for use in transmission of AV data
Autonomous adaptation of transmit power
Semiconductor device having a plurality of elements on one semiconductor substrate and method of manufacturing the same
High electron mobility transistor and manufacturing method thereof
Image capture and identification system and process
System and method for the analysis of biodiesel
  Randomly Featured Patents
Tape for cleaning magnetic head
Fastening tool holding bracket
Catalytic cracking unit
Compositions comprising organosiloxane resins for delivering oral care substances
Portable electronic devices with sealed connectors
Electrosurgical cutting blade
Microcomputer including CPU and serial data communication unit operating in synchronism
Substituted .alpha.-piperazinyl phenylpropionic acid derivatives as hPPAR .alpha. and/or hPPAR .gamma. agonists
Process for reconfiguring an information processing system upon detection of a component failure
Height adjustable sink and vanity