Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Process for authenticating an end user
Method and apparatus for enhanced uplink general rake channel estimation
Display screen with animated graphical user interface
Sealed aft cavity drag reducer
Breathing assistance systems with lung recruitment maneuvers
Sending media data via an intermediate node
Method of controlling a hydraulic continuously variable transmission
  Randomly Featured Patents
Fuel additive for use in alcohol fuels
Construction of a fluid impermeable subterranean barrier wall
Process for preparing polyvinylidene fluoride copolymer
Method for cooling golf ball cores
Output pin expansion using shift register receiving data bit each software counted clock for parallel output strobe
Automatic frequency change device
Dot line printer with individually replaceable printing head
Matching network with switchable capacitor bank
Fungicidal 3-cyano-4-phenyl-pyrrole derivatives
Fuel cell stack assembly and method of fabrication