Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual gate structure for imagers and method of formation










Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.








 
 
  Recently Added Patents
Information display
Solar powered charging shelter and system and method thereof
Soybean cultivar CL1013663
Capacity and coverage self-optimization method and device in a mobile network
Organic electroluminescence element
Normalized contextual performance metric for the assessment of fatigue-related incidents
Leg stretching device
  Randomly Featured Patents
Afocal telescopes
Neural network methods to predict enzyme inhibitor or receptor ligand potency
Detection of point mutations in neu genes
Viscosity modifier for plastisol composition, plastisol composition, and product and molded article each obtained therefrom
Optical recording medium, and recording/reproducing method and apparatus therefor
Optical signal reception device and method of controlling optical signal reception
Molded lens, scanning lens, optical scanner and image forming apparatus
Closed loop programming for individual adjustment of electro-mechanical synchrony
Predrive circuit having level sensing control
Method of making a semiconductor chip assembly with a post/base/cap heat spreader