Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Cis-alkoxy-substituted spirocyclic 1-H-pyrrolidine-2,4-dione derivatives
Water purification using energy from a steam-hydrocarbon reforming process
Surface emitting laser device, surface emitting laser array, optical scanning device, and image forming apparatus
Sending targeted product offerings based on personal information
Microcapsules, their use and processes for their manufacture
Feedback method and processing system for policy installation failures
Semiconductor memory apparatus
  Randomly Featured Patents
Combined transmitter and receiver for acoustical and optical alerting
Method of dividing a semiconductor wafer utilizing a laser dicing technique
Chrysanthemum plant named `Cream Blush`
Process for preparing nitrosourea derivatives
Method and apparatus for pressure sticking a thin film to a base plate
Golf putter head
Rawhide animal chew and method for producing same
Atraumatic vascular balloon clamp
Plant pot shaped air freshening apparatus and system comprising same
Infant's swimming pool float