Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Meat-containing, strip shaped food product and method of making same
Method and composition for hyperthermally treating cells
Monitoring apparatus for monitoring communication configurations of client devices
Network client validation of network management frames
Digital broadcasting transmission and reception system, and a signal processing method using turbo processing and turbo decoding
High conductive water-based silver ink
Assisted hybrid mobile browser
  Randomly Featured Patents
Intravenous catheter placing and specimen gathering device
Method and system for dynamically generating view dependent rendering elements from a static adaptively sampled distance field
Engine device
Critical dimension analysis with simultaneous multiple angle of incidence measurements
Internal combustion engine
Correlation of end-of-line data mining with process tool data mining
Digital control system for automatic-focus cameras
Container conveying apparatus
Shoe upper
Biometric based method for software distribution