Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual gate structure for imagers and method of formation










Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.








 
 
  Recently Added Patents
Stable file system
Relative pose estimation of non-overlapping cameras using the motion of subjects in the camera fields of view
Ice tray for refrigerator
Tool bag with removable tool wall
Method of forming wafer level mold using glass fiber and wafer structure formed by the same
String changing tool with a quick connector assembly and worm gear string cutter
Head shield
  Randomly Featured Patents
Hemostasis cannula system
Fixing device, control method for a fixing device and image forming apparatus
Watch
Apparatus for distributing RF signals and AC power to taps
Laser release process for micromechanical devices
RLP retransmission for CDMA communication systems
Programmable logic array integrated circuits
Quick removable position sensor
Duplex mechanical lock control unit for a parking brake system
Acoustic detection of vascular conditions