Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Method and system for streaming digital video content to a client in a digital video network
Adding value to a rendered document
Display apparatus, control method thereof, and program
Method and system for prioritizing points of interest for display in a map using category score
Nonvolatile semiconductor memory device and method for manufacturing the same
Multiple CQI feedback for cellular networks
Simulation parameter correction technique
  Randomly Featured Patents
Gate technology for strained surface channel and strained buried channel MOSFET devices
Shaped flame drop forward for paint ball guns
Power electronic circuits with all terminal currents non-pulsating
Kappa agonist anti-pruritic pharmaceutical formulations and method of treating pruritus therewith
Humanized anti-prostate stem cell antigen monoclonal antibody
Bonding composition for incombustible fibrous materials
System for determining the relative position of a second farm vehicle in relation to a first farm vehicle
Alkaline bath for the electrodeposition of bright zinc
Inhalation device