Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual gate structure for imagers and method of formation










Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.








 
 
  Recently Added Patents
Shoe bag
Method of and apparatus for recording motion picture, which generate encoded data with higher compression efficiency using a motion vector similarity
Electronic system auto-mute control circuit and control method thereof
Display systems with touch screens
External preparation composition for skin comprising ginseng flower or ginseng seed extracts
Controlling transmission resources in mobile radio systems with dualtransfer mode
Pyrrolidine-1,2-dicarboxamide derivatives
  Randomly Featured Patents
Luxury fiber blend for use in fiberfill household textile articles
Recombinant DNA methods, vectors and host cells
Method for sealing of a coating on a roll
Polishing pad assembly with glass or crystalline window
Method for manufacturing spiral contactor
Luminaire
Video overlay device of mobile telecommunication terminal
Temperature sensor
Arithmetic operation control machine for an electronic computer
Process for regulating the fuel/air ratio in internal combustion engines