Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Semiconductor device and method of forming discontinuous ESD protection layers between semiconductor die
Pandemic protocol for emergency dispatch
Manufacturing method for semiconductor device carrier and semiconductor package using the same
Electronic device
Credit flow control scheme in a router with flexible link widths utilizing minimal storage
Thermoforming sheet loading apparatus and method
Wireless subscriber managing storage of HARQ packets
  Randomly Featured Patents
Recombinant vector containing infectious human cytomegalovirus genome with preserved wild-type characteristics of clinical isolates
Pulse welding apparatus
Method of forming bumps on a wafer utilizing a post-heating operation, and apparatus therefor
Apparatus for the storage and conversion of energy
Tabletop remote load control device
Medical device with varying physical properties and method for forming same
Methods and systems for restoring file systems
Transportable measurement device for children's clothes
Portable storage rack
Methods for sealing and unsealing using a magnetically permeable solid-based medium