Resources Contact Us Home
Dual gate structure for imagers and method of formation

Image Number 3 for United States Patent #7635624.

A device, as in an integrated circuit, includes diverse components such as transistors and capacitors. After conductive layers for all types of components are produced, a silicide layer is provided over conductive layers, reducing resistance. The device can be an imager in which pixels in an array includes a capacitor and readout circuitry with NMOS transistors. Periphery circuitry around the array can include PMOS transistors. Because the silicide layer is formed after the conductive layers, it is not exposed to high temperatures and, therefore, migration and cross-contamination of dopants is reduced.

  Recently Added Patents
Prevention and treatment of osteoarthritis
Method and system for filtering noises in an image scanned by charged particles
Etching apparatus and methods
Thermal conductivity and phase transition heat transfer mechanism including optical element to be cooled by heat transfer of the mechanism
Device for transmitting data between a serial data bus and working modules such as actuator modules and/or I/O modules
Secure data exchange for processing requests
Method for determining a corrected variance representative of the condition of reception of signals representative of symbols
  Randomly Featured Patents
Apparatus for fabrication of thin films
Computer system with dual operating modes
Random access memory read/write buffer circuits incorporating complementary field effect transistors
Moving device in pipe lines
Documents embossed with optical markings representing genuineness information
Power converter
Fail-safe system and method of operation
Puncture resistance in ultra-thin aluminum pressure vessels
Process for the preparation of cyclic sulphates