Resources Contact Us Home
Initial synchronization acquiring device and method for parallel processed DS-CDMA UWB system and DS-CDMA system's receiver using the same

Image Number 6 for United States Patent #7623562.

Provided are an initial synchronization acquiring device and method in a parallel processed DS-CDMA UWB system and a DS-CDMA UWB system's receiver using the same. The initial synchronization acquiring device is constructed to include a correlator for correlating input signals and outputting correlation result values and an initial synchronizer for tuning initial symbol synchronization and frame synchronization by using the correlation result values received from the correlator and then storing combining mark values and a synchronization position value in a register, thereby making it possible to greatly decrease a system's complexity, compared to the existing method of separately designing respective modules for acquiring packet synchronization and symbol synchronization in the existing CDMA system. Also, the initial synchronization acquiring device and method additionally compensates a synchronization error caused by a frequency offset generated between clocks used by a transmitter and a receiver and thereby can be efficiently used in the high-speed and parallel-processed DS-CDMA UWB system.

  Recently Added Patents
Systems and methods for economic retirement analysis
Flow cytometer method and apparatus
Providing policy-based operating system services in an operating system on a computing system
System and method for enhanced transaction payment
Lighting fixture
Signal transfer apparatus
ESD protection device and method for producing the same
  Randomly Featured Patents
Optimized formulation of tobramycin for aerosolization
Integral knuckle and hub lock
Anti-human prohibitin antibodies
Wind turbine apparatus
Earthquake tremor responsive shut off valve
More electric aircraft power transfer systems and methods
Hybrid dual shaft gas turbine with accumulator
Control device for brushless motor
Method and apparatus for aligning the phases of digital clock signals
Overclock detection