Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method and arrangement of impregnating chips










Image Number 2 for United States Patent #7615134.

The method and an arrangement are for improved impregnation of chips in association with the manufacture of chemical cellulose pulp. Un-steamed chips are fed into an impregnation vessel (30) in which a fluid level (LIQ_LEV) is established under the highest level (CH_LEV) of the chips. An improved impregnation arrangement for the chips is obtained by the addition of impregnation fluids (BL1/BL2/BL3) with increasing temperatures at different heights (P1, P2, P3), and by the establishment of a counter-flow zone (Z1) in the uppermost part of the impregnation vessel. The requirement for steaming may in this way be dramatically reduced while at the same time the amount of expelled waste gases may be minimized. A major part of the volatile compounds present in the wood are bound to the impregnation fluid (REC) that is withdrawn.








 
 
  Recently Added Patents
Encoder that optically detects positional information of a moving body from different optical paths lengths
Coating composition, and a process for producing the same
Using location based services for determining a calling window
Modular connector for touch sensitive device
Solid-state imaging device
Data latch circuit and electronic device
Color image display device, color filter substrate, color pixel array substrate, and electronic device
  Randomly Featured Patents
DNA vectors encoding a novel human growth hormone-variant protein
Communication reputation
Circuit for the dynamic control of ceramic solid-state actuators
CDMA radio communication apparatus
Liquid crystal display device
Multichannel optical waveguide page scanner with individually addressable electro-optic modulators
Method and apparatus for automatically tracking and photographing a moving object
Smoking compositions containing a vanillin-release additive
Window motor attachment to vehicle door
Buffer bypass circuit for reducing latency in information transfers to a bus