Resources Contact Us Home
FIFO device

Image Number 5 for United States Patent #7606941.

A receiving FIFO device can prevent a PCI bus from being occupied unnecessarily to enhance the performance of a whole system. An input control part checks in a third comparing part whether or not a received packet written in a memory part is an error packet on the basis of acknowledge information contained in a trailer part of the received packet. If the received packet is the error packet, the input control part supplies a signal EMPTY being HIGH to an output control device and cancels the received packet, thereby preventing the error packet from being transferred to a receiving DMA device. Furthermore, the input control part checks in a second comparing part whether or not the received packet written in the memory part belongs to a predetermined type of packet on the basis of tcode information contained in the first quadret of a header part of the received packet. Only if the received packet belongs to the predetermined type of packet, the input control part cancels the received packet for a predetermined type of error.

  Recently Added Patents
Perception-based artifact quantification for volume rendering
Di and tri- substituted oxathiazine derivatives, method for the production, method for the production thereof, use thereof as medicine and drug containing said derivatives and use thereof
Light-emitting element, light-emitting device, and electronic device
Double patterning method using tilt-angle deposition
Fluid-borne particle detector
Bend resistant cable
Storage device performance alignment notification
  Randomly Featured Patents
Dual mode variable ratio transmission
Shaped gradient lens
Power amplifier
hPDE IV-C: a novel human phosphodiesterase IV isozyme
Electronic distance measuring instrument
Minimization of residual spacecraft nutation due to disturbing torques
Laminated glass
Accurate vehicle navigation
Lower torso shape enhancing garment