Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Hierarchical image model adaptation










Image Number 4 for United States Patent #7596276.

A method of processing digitized picture data includes providing an hierarchical structure graph which is applied to the picture data in that, starting with the lowermost level, at least one node is processed. The provided hierarchical structure graph includes nodes, a specified number of levels, with at least one node located in each level, and edges connecting pairs of predetermined nodes of different levels and defining, for each pair of nodes, a lower father node and an upper son node. Processing of a node includes matching of its at least one picture matching model to the picture data by variation of the model parameters, determination of a matching quantity for each parameter variation, and determination of an assessment for each parameter variation. The assessment found for each parameter variation is applied as a criterion for the processing of a son node of the processed node.








 
 
  Recently Added Patents
Enterprise seamless mobility
Compositions substantially free of sodium chloride and methods for the storage of red blood cells
Combination photovoltaic and wind power generation installation
Bottle
Image-capturing device and projection automatic calibration method of projection device
Method and system for presenting live video from video capture devices on a computer monitor
Image processing apparatus capable of using replacement component, image forming apparatus capable of using replacement component, and method of administrating replacement component
  Randomly Featured Patents
Multi-phase electronic temperature controller
Riding concrete finishing trowel
Optical guides
Actuator mechanism for a high-voltage circuit breaker
Beverage dispenser with enhanced cooling efficiency
Laser eye safety and fiber receptacle presence detection
Aechmea plant named `Harvey's Pride`
Frame for hydraulic jack press or the like
Battery
Configuration of a plurality of circuit modules