Resources Contact Us Home
Device structures for reducing device mismatch due to shallow trench isolation induced oxides stresses

Image Number 6 for United States Patent #7582494.

A circuit and method are disclosed for reducing device mismatch due to trench isolation related stress. One or more extended active regions are formed on the substrate, wherein the active regions being extended from one or more ends thereof, and one or more operational devices are placed on one or more active regions, wherein the extended active region has at least a length twice as much as a distance between gates of two neighboring operational devices.

  Recently Added Patents
Polyester resin for toner, electrostatic charge image developing toner, electrostatic charge image developer, toner cartridge, process cartridge, image forming apparatus, and image forming met
Variable delay line for delay locked loop
Method and apparatus for coordinating hopping of resources in wireless communication systems
Systems and methods for determining muscle force through dynamic gain optimization of a muscle PID controller for designing a replacement prosthetic joint
Reflective non-invasive sensor
Data modulation for groups of memory cells
Reuse of static image data from prior image frames to reduce rasterization requirements
  Randomly Featured Patents
Powder compositions
Weight lifting apparatus for exercising the triceps
Data management in a linear-array-based microscope slide scanner
Method for fabricating double silicide gate electrode structures on CMOS-field effect transistors
Liquid-filled electric radiator
Adaptive equalizing circuit and regenerative device using it, and adaptive equalizing method
Methods for controlling the path of magnetic flux from a permanent magnet and devices incorporating the same
Method intended for gradual, deformation of a boolean model simulating a heterogeneous medium, constrained to dynamic data
Method for effecting a ratio shift and transmission device for implementing same
Chimeric immunogens