Resources Contact Us Home
Method for enhancing electrode surface area in DRAM cell capacitors

Image Number 7 for United States Patent #7573121.

Methods for forming the lower electrode of a capacitor in a semiconductor circuit, and the capacitors formed by such methods are provided. The lower electrode is fabricated by forming a texturizing underlayer and then depositing a conductive material thereover. In one embodiment of a method of forming the lower electrode, the texturizing layer is formed by depositing a polymeric material comprising a hydrocarbon block and a silicon-containing block, over the insulative layer of a container, and then subsequently converting the polymeric film to relief or porous nanostructures by exposure to UV radiation and ozone, resulting in a textured porous or relief silicon oxycarbide film. A conductive material is then deposited over the texturizing layer resulting in a lower electrode have an upper roughened surface. In another embodiment of a method of forming the lower electrode, the texturizing underlayer is formed by depositing overlying first and second conductive metal layers and annealing the metal layers to form surface dislocations, preferably structured as a periodic network. A conductive metal is then deposited in gaseous phase, and agglomerates onto the surface dislocations of the texturizing layer, forming nanostructures in the form of island clusters. The capacitor is completed by depositing a dielectric layer over the formed lower electrode, and forming an upper capacitor electrode over the dielectric layer. The capacitors are particularly useful in fabricating DRAM cells.

  Recently Added Patents
Post-processing including median filtering of noise suppression gains
Base station apparatus and method for use in mobile communication system
System and method for redundant array copy removal in a pointer-free language
Fuser member
Method and apparatus for supporting HARQ
Compositions of quaternary ammonium compounds containing bioavailability enhancers
Selection of a suitable node to host a virtual machine in an environment containing a large number of nodes
  Randomly Featured Patents
Sustained release formulations of water soluble peptides
Method for fabricating a semiconductor device using a damascene process
Microfilm reader
Protection switching apparatus and method
Roulette with hi/low betting area
Joint for toothed belt for conveying articles
Self-adjusting wrench
Shallow-implant elevated source/drain doping from a sidewall dopant source
System for measuring liquid
Well packer provided with dual methods of use