Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for enhancing electrode surface area in DRAM cell capacitors










Image Number 3 for United States Patent #7573121.

Methods for forming the lower electrode of a capacitor in a semiconductor circuit, and the capacitors formed by such methods are provided. The lower electrode is fabricated by forming a texturizing underlayer and then depositing a conductive material thereover. In one embodiment of a method of forming the lower electrode, the texturizing layer is formed by depositing a polymeric material comprising a hydrocarbon block and a silicon-containing block, over the insulative layer of a container, and then subsequently converting the polymeric film to relief or porous nanostructures by exposure to UV radiation and ozone, resulting in a textured porous or relief silicon oxycarbide film. A conductive material is then deposited over the texturizing layer resulting in a lower electrode have an upper roughened surface. In another embodiment of a method of forming the lower electrode, the texturizing underlayer is formed by depositing overlying first and second conductive metal layers and annealing the metal layers to form surface dislocations, preferably structured as a periodic network. A conductive metal is then deposited in gaseous phase, and agglomerates onto the surface dislocations of the texturizing layer, forming nanostructures in the form of island clusters. The capacitor is completed by depositing a dielectric layer over the formed lower electrode, and forming an upper capacitor electrode over the dielectric layer. The capacitors are particularly useful in fabricating DRAM cells.








 
 
  Recently Added Patents
Method and system for generating and displaying an interactive dynamic selective view of multiply connected objects
Driving system of display panel having a circuit of a voltage generator and driving method thereof
Electromagnetic shield for a passive electronic component in an active medical device implantable lead
Probe card holding apparatus with probe card engagement structure
Plasma panel based radiation detector
Method of forming solderable side-surface terminals of quad no-lead frame (QFN) integrated circuit packages
Method and apparatus for determining storage capacity error for a data storage device
  Randomly Featured Patents
Impingement cooling for turbine stator vane trailing edge
Brain wave inducing apparatus
Device for detecting the position of a recording/reproducing element
Resource efficient handling change notifications in graph structures
Burn rate-enhanced high gas yield non-azide gas generants
Process and reactor for the preparation of ammonia
Electric lamp provided with an interference filter
Method and system for improving scanned image detail
Method and apparatus for reducing and restoring the effectiveness of a commercial skip system
Purse hanger with timepiece