Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Memory integrated circuit, in particular an SRAM memory integrated circuit, and corresponding fabrication process










Image Number 2 for United States Patent #7569889.

A RAM memory integrated circuit, in particular a SRAM memory integrated circuit, includes a matrix of memory cells that are arranged between two bit lines via two access transistors. The bit lines are intended in one case to be discharged and in the other case to be maintained at a high precharge potential during a read operation. The bit line of each column of the matrix that is intended to be maintained at the high precharge potential is produced in the form of at least two partial bit lines. The memory cells of each column are implanted in the form of groups of cells which are alternately connected to one or the other of the partial bit lines, respectively.








 
 
  Recently Added Patents
Printable and printed articles
Etching apparatus and methods
Method, system and computer program product for verifying floating point divide operation results
Method for processing an algae medium containing algae microorganisms to produce algal oil and by-products
Method and system for a low-power client in a wide area network
Machine shop including computer system that interfaces with different legacy servers
Pattern data conversion for lithography system
  Randomly Featured Patents
Track counter
Armed peptides
Machine for the production of knitted goods and method of the machine
Cure accelerators for anaerobic curable compositions
System and method for communicating state and title information between a browser and a rich internet application with browser forward and back button support
Flow cell for laboratory turbidimeter
Apparatus for limiting current through a plurality of parallel transistors
Optical disc player
Image processing method and apparatus, and computer readable data storing medium storing a program for image processing
Detection of nonconforming network traffic flow aggregates for mitigating distributed denial of service attacks