Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Vector SIMD processor










Image Number 6 for United States Patent #7567996.

A data processor whose level of operation parallelism is enhanced by composing floating-point inner product execution units to be compatible with single instruction multiple data (SIMD) and thereby enhancing the operation processing capability is made possible. An operating system that can significantly enhance the level of operation parallelism per instruction while maintaining the efficiency of the floating-point length-4 vector inner product execution units is to be implemented. The floating-point length-4 vector inner product execution units are defined in the minimum width (32 bits for single precision) even where an extensive operating system becomes available, and compose the inner product execution units to be compatible with SIMD. The mutually augmenting effects of the inner product execution units and SIMD-compatible composition enhances the level of operation parallelism dramatically. Composition of the floating-point length-4 vector inner product execution units to calculate the sum of the inner product of length-4 vectors and scalar to be compatible with SIMD of four in parallel results in a processing capability of 32 FLOPS per cycle.








 
 
  Recently Added Patents
Network client validation of network management frames
Compound semiconductor epitaxial structure and method for fabricating the same
Methods and compositions related to glucocorticoid receptor antagonists and breast cancer
Method and system for a low-power client in a wide area network
Digital photographing apparatus and control method for evaluating validity of an auto-focus operation
Electromagnetic probe for measuring properties of a subsurface formation
Portion of display panel or screen with an icon
  Randomly Featured Patents
Circuit arrangement for determining the time duration of received oscillations
Mounting chuck for a drill having reversible tools therein
Intermixing of different capacity memory array units in a computer
Video camera
Self-healing tree network
Connector assembly for implantable device
Sequencer and method of selectively inhibiting clock signals to execute reduced instruction sequences in a re-programmable I/O interface
Patient monitoring system
Closure for a container
Method of and apparatus for reducing power consumption in a mobile telephony system