Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Vector SIMD processor










Image Number 6 for United States Patent #7567996.

A data processor whose level of operation parallelism is enhanced by composing floating-point inner product execution units to be compatible with single instruction multiple data (SIMD) and thereby enhancing the operation processing capability is made possible. An operating system that can significantly enhance the level of operation parallelism per instruction while maintaining the efficiency of the floating-point length-4 vector inner product execution units is to be implemented. The floating-point length-4 vector inner product execution units are defined in the minimum width (32 bits for single precision) even where an extensive operating system becomes available, and compose the inner product execution units to be compatible with SIMD. The mutually augmenting effects of the inner product execution units and SIMD-compatible composition enhances the level of operation parallelism dramatically. Composition of the floating-point length-4 vector inner product execution units to calculate the sum of the inner product of length-4 vectors and scalar to be compatible with SIMD of four in parallel results in a processing capability of 32 FLOPS per cycle.








 
 
  Recently Added Patents
Integrated emergency medical database system
High power insulated gate bipolar transistors
Method and apparatus for secure transfer and playback of multimedia content
Accelerator for a read-channel design and simulation tool
Multiple input multiple output transceiver
Non-visual presentation of information on an electronic wireless device
Optical article comprising a temporary anti-fogging coating with improved durability
  Randomly Featured Patents
Ceramic article
Hydroelectric generating system
Mechanical connector for connecting units to a support rail
Process for oxidation and ammoxidation
Optimization tool for assembly workcell layout
Wall plate
Automated code replication during application development
Detachable memory with starting block address selected in accordance with detected television programming standard
Interrupt processing in a data processing system
Locking device for safety belts