Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Transferring a document
Motion control system and X-ray measurement apparatus
Method and apparatus for error correction in MBMS receipt system
Voltage detection apparatus and combination circuit
Fuel cell module
Device for installing conducting components in structures
Method of allocating IP address of image forming apparatus using DHCP, image forming apparatus and system of allocating IP address using DHCP
  Randomly Featured Patents
Collapsible stroller
Distribution apparatus for an internal combustion engine with stratified charge
Intelligent phase detector
Silver halide photographic material having improved keeping quality
Self-calibrated integration method of light intensity control in LED backlighting
Carbamate pesticidal compositions
Electroporation chamber
Unopened-door indicator
Automated service and support notices using electronic shopping lists