Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Backside structure and methods for BSI image sensors
Debris tray
Methods and systems for automated backups and recovery on multi-os platforms using controller-based snapshots
Treatment of influenza
Fixture for camera attachments
Shared system to operationally connect logic nodes
Method and system of channel detecting and reporting, terminal, and management center
  Randomly Featured Patents
Power-up signal generation circuit of semiconductor apparatus
Asynchronous transfer mode (ATM) transport of voice-band signals
Stabilized polyether polyol and polyurethane foam obtained therefrom
Method of manufacturing shallow source/drain junctions in a salicide process
Electrographic imaging with non-sequential electrode actuation
Sulfur compounds useful for preparation of dyes
Apparatus and method for entropy coding
Processor and method for distributing load among plural pipeline units
Simultaneous CT and SPECT tomography using CZT detectors
Femoral prosthesis