Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Idle stop and go system and method for controlling thereof
Neurostimulation system
Method and apparatus for variable accuracy inter-picture timing specification for digital video encoding
Image manipulating system and method
Compression molding method and reinforced thermoplastic parts molded thereby
Macrocyclic cysteine protease inhibitors and compositions thereof
Cardiac chamber volume computation from contours and base plane in cardiac MR Cine images
  Randomly Featured Patents
Method of writing data with binary anisotropy media
Composite sheet materials and processes for manufacturing same
Tool for tensioning and cutting off a tape loop placed about an object
Motor fuel and fuel oil emulsions using a salt as emulsifier
Visualization of multi-dimensional data having an unbounded dimension
System for pressure modulation of turbine sidewall cavities
Test cell structure
Compact reflectometer
Cooling means for electrical rotating machine
Method of manufacturing a channel stop implant in a semiconductor device