Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Liquid crystal display device
Method for olympic event hospitality program management
Carbon dioxide capture system and methods of capturing carbon dioxide
Catalysts for polyurethane coating compounds
Side portion of a circular saw blade
System and method for providing program recommendations through multimedia searching based on established viewer preferences
Selecting from a plural of energy saving modes
  Randomly Featured Patents
Interleaved bidirectional WDM channel plan
Automated analyzer and automated analysis
Fine particle optical measuring method in fluidic channels
Process for the reduction of acidic contaminates in fluorinated hydrocarbons
Inter vehicular ad hoc routing protocol and communication system
Substituted benzyltriethylammonium salts and their use as plant growth enhancers
Network traffic generation and monitoring systems and methods for their use in testing frameworks for determining suitability of a network for target applications
Zeolite ZSM-48 catalyst and method for improving paraffinic feedstock flow point
Side element of a shoe upper
Dynamic video-on-demand navigation and on demand ingest