Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Charged particle source with integrated electrostatic energy filter
Portable massage apparatus
Liquid crystal display and method of driving the same
Video recording and playing apparatus and its control method
System and method of verification of analog circuits
Beaconing and superframe structure for millimeter wave wireless technologies
Semiconductor device and method for manufacturing the same
  Randomly Featured Patents
Methods of operating combustors
Remote chemical assay classification
Pallet cleat and method of making same
Apparatus for the production of pellets of metal powder used as catalysts
Supporting guide rail for ladder safety device
Locking ring for graphite electrodes
Isolation clamp for transmission tube
ATP synthesis activator containing a mixture of herbs
Hamburger press
Time-sharing radar system