Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Memory device, test operation method thereof, and system including the same
Methods and compositions for improved F-18 labeling of proteins, peptides and other molecules
Method of forming a semiconductor package
Charged-particle beam lens
Methods and apparatus to identify exposure to 3D media presentations
  Randomly Featured Patents
System and method for securely checking in and checking out digitized content
Signal processing device and signal processing method
Process for preparing physically stable quaternary ammonium anion exchange resins by chloromethylation and amination in the absence of additional organic solvent
Method of manufacturing liquid crystal display device
Tillage apparatus with independent depth adjustment
Containers for perishable cargoes
Parallel processor structure and package
Liquid dispensing container
Fish float sphere pendant
Adaptive packet detection for detecting packets in a wireless medium