Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Test method for inspection device, particularly for label seating inspection device
Output circuit
Digital X-ray detector arrangement and digital X-ray imaging method
Use of cocoa extract
Planarizing agents and devices
Computing device with improved user interface for applications
Trash receptacle
  Randomly Featured Patents
Method for selective plugging using resin emulsions
Rigging, in particular for a sail board
Heat-resistant rubber compositions
Printhead maintenance facility with multiple independent drives
Docking speaker for media player
CDNA collections encoding proteins regulated during programmed cell death, and method of use thereof
Method of coating underwater metal surfaces
Method and device for detecting the error on the frequency of a carrier
Paving method and apparatus with fresh mat profiler
Tin-plated steel sheet