Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Semiconductor device having a plurality of elements on one semiconductor substrate and method of manufacturing the same
Data communication system, data transmitting apparatus, data transmitting method, and method for determining packet size and redundancy
High-speed comparator with asymmetric frequency response
Image forming apparatus
Support core for cold shrink tube
Account and customer creation in an on-line banking model
Optical imaging device and imaging method for microscopy
  Randomly Featured Patents
Method and system for optimizing a network by independently scaling control segments and data flow
Portion of a golf club head
Door latch assembly
Compositions comprising bone morphogenic proteins and truncated parathyroid hormone related peptide, and methods of inducing cartilage by administration of same
Process for the production of dimethylcyclopropanecarboxylic acid
Vibration control device for automotive panels
Computer system employing a trusted execution environment including a memory controller configured to clear memory
Tri-planar orthosis
Finger-mounted striking devices for activating musical instrument strings
Mach-zehnder waveguide type optical modulator