Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Light fixture
LED lighting module
Semiconductor device and method of manufacturing the same
System and method for detecting deadlock in a multithread program
Use of beta-adrenoceptor antagonists for the manufacture of a medicament of the treatment of disorders of the outer retina
Content distribution system, mobile communication terminal device, and computer readable medium
Systems and methods for managing policies on a computer
  Randomly Featured Patents
Mounting foot device for hi-fi equipment
Image forming device having guide mechanism for guiding transferring unit
System and method for correcting clock drift in multiprocessor systems
Semiconductor packages having light-sensitive chips
Cartridge for an electronic control device
Method of biasing a magneto resistive sensor element
Reference voltage source
Cytotoxin-based biological containment
Rapid, sensitive and quantitative methods for tissue and cell-based proteomics via consecutive addition of quantifiable extenders