Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Power converter and method including noise suppression by controlling phase shifting of converter cells
Network decoys
Calibration method for non-ideal transceivers
Epilation apparatus
Automatically selecting a paper with increased dimensions than originally desired for printing and adding advertisement content to the increased dimensional area of the paper
Single mode optical fiber with improved bend performance
Technology for managing traffic via dual homed connections in communication networks
  Randomly Featured Patents
System for task tracking and controlling electronic mail
Implantable aneurysm closure systems and methods
Method and appartus for converting static in-ground vehicle scales into weigh-in-motion systems
Work handling
Exercise machine
Light transmission type smoke detector
Footwear upper
Diffusion-based method and apparatus for determining circuit interconnect voltage response
Salad spinner apparatus
Managing a software item on a managed computer system