Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Automatic object instantiation
Thiazole derivatives for the treatment of diseases such as cancer
Dynamic mode transitions for cache instructions
Short synthesis of tolterodin, intermediates and metabolites
Height measurement by correlating intensity with position of scanning object along optical axis of a structured illumination microscope
Method for repairing photomask
Managing a cluster of computers
  Randomly Featured Patents
Distributed storage for collaboration servers
Recognition process
Electrically-driven opposed flexible bellows pump and position-controlled opposed flexible bellows jack system
Telephone base unit
Antisense inhibition of vascular endothelial growth factor receptor-1 expression
Braking and steering system for a vehicle
Apparatus and method for removing particulates from a fluid stream
Nectarine tree
Orthogonal hybrid fin-line mixer
Mulcher apparatus