Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Process for preparation of Efavirenz
Linked area parameter adjustment for spinal cord stimulation and associated systems and methods
System and method for solving connection violations
System and method for leveraging independent innovation in entertainment content and graphics hardware
Taste receptors of the T1R family from domestic cat
Etching composition
Integrated circuit packaging system with an encapsulation and method of manufacture thereof
  Randomly Featured Patents
Hydrostatic bearing
Controlled oscillator
Underwater detection device
Lithographic apparatus and device manufacturing method
Equal angle guide mechanism for double universal joints
Electrical power source, operational method of the same, inverter and operational method of the same
Radiation detector
Trochoidal tooth gear assemblies for in-line mechanical power transmission, gear reduction and differential drive
Cart car chair