Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Zoom lens
Method and apparatus for connecting signal lines of multiple layers to certain contacts while preventing connections with other contacts
Method for inhibiting thermal run-away
Generation, display, and manipulation of measurements in computer graphical designs
Push button
DL control channel structure enhancement
Workflow optimization for high throughput imaging environments
  Randomly Featured Patents
Method of filling gas and apparatus for filling gas
Biopolymer array reading
Articulatable Storage organizer
Detergent compositions containing ethoxylated amines having clay soil removal/anti-redeposition properties
Pressure change indicator
Oxygen electrode and its manufacture
Analog-to-digital converter for electromagnetic flowmeter
Method and apparatus for the non-invasive detection of medical conditions by monitoring peripheral arterial tone
Ultrasound system and method for interfacing with peripherals
Gaming system and method of operation thereof