Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Field effect transistor having a stressed dielectric layer based on an enhanced device topography










Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.








 
 
  Recently Added Patents
Representations of compressed video
Dynamic facsimile transcoding in a unified messaging platform
Compositions of quaternary ammonium compounds containing bioavailability enhancers
Process for the preparation of ethylene homopolymers or copolymers in a high-pressure reactor controlled by a model based predictive controller
Motor device and method of manufacturing the same
Display control device, display control method, and touchpad input system
Business flow processing method and apparatus
  Randomly Featured Patents
System for suppressed ringing access of subscriber lines to identify usage anomalies of customer premise equipment connected thereto
Process and apparatus for groundwater extraction using a high vacuum process
Battery connector having polarized arrangement
Catalysts for the hydrotreatment of hydrocarbons and use thereof in the reforming and isomerization of hydrocarbons in the presence of hydrogen
Lighter
Recovery of useful products from by-products of phosphate conversion coating process
Mn-Zn ferrite and coil component using same
Display panel
Constant velocity universal joint
Method of manufacturing a multilayer printed wiring board with copper wrap plated hole