Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Cosmetic or pharmaceutical peptides containing uncoded amino acids and their use in the treatment and/or care of the skin, mucous membranes, or scalp
Selecting modulation and coding scheme in the presence of interference
Clusterin antisense therapy for treatment of cancer
Glow in the dark swim goggle frame and band
Collating device, collating method, and program
1,3-diiodohydantoin compound and production method thereof
Signal processing device and method for providing oscillating signal in the signal processing device
  Randomly Featured Patents
Composition suitable for testing biological tissues and/or liquids, and the method of use
Calcium blockers to treat proliferative vitreoretinopathy
Process for producing a motor vehicle body part in a sandwich construction
Stabilizing IR dyes for laser imaging
Catch basin interceptor
Stable pharmaceutical solution formulations for pressurized metered dose inhalers
Apparatus and method for linguistic expression processing
Pretargeting methods and compounds
Method and apparatus diagnosis and treatment of arrhythias