Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Mobile terminal including stellar body watching hookup communications function
Multi-protocol data transfers
Imidazole derivatives used as TAFIa inhibitors
Carbon nanotube fiber spun from wetted ribbon
Method and apparatus for feeding a polyurethane mixture into hollow bodies
Collating device, collating method, and program
Spectral measurement device
  Randomly Featured Patents
Method of and apparatus for intermittently dispensing of filled products
Pet food dispenser
Hyperextension thoraco-lumbar brace
Disposable nonwoven wiping fabric and method of production
Ball universal joint for wave guides
Process using poly-buffered STI
Hand held synthesizer
Firearm with loaded / un-loaded identification system
Material handling apparatus for delivering or retrieving items
Laser hand piece