Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Packaging sleeve
Sensor packages and method of packaging dies of differing sizes
Method and system for automatic 3-D image creation
Case for electronic device
Azole derivatives, methods for producing the same, intermediate thereof, agro-horticultural agents
Method of predicting a motion vector for a current block in a current picture
Solid-state image pickup element, method of manufacturing the same, and image pickup apparatus including the same
  Randomly Featured Patents
Adaptor for sample vial
Automatic device for the disinfection of W.C. bowls and seats
Dual drive drywall lift system
Substrate conveying device and substrate conveying method
Mounting bracket arrangement for aligning optical system components
Magnetic tape cassette
Shoe upper
System for third party management of product manufacture ordering by a franchisee upon approved products of franchisor
Lamp reflector
Electrical connectors for portable electronic physiological instruments having separable first and second components