Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Gas flow indicator
Electronic time stamping apparatus for use with an inground transmitter
Circuit design approximation
Therapeutic rinse in a self-heating package
Hydrofluorocarbon refrigerant compositions for heat pump water heaters
(-)-epigallocatechin gallate derivatives for inhibiting proteasome
Using rule induction to identify emerging trends in unstructured text streams
  Randomly Featured Patents
Shipping base pad
Selectively extracting infrared radiation from bioler interior to determine the temperature of individual boiler tubes
Chrysanthemum plant named `Red Champion`
Apparatus for assembling and forming parts
Water-cooling mold for metal continuous casting
Method for rapid screening of emission-mix using a combinatorial chemistry approach
Catalytic production of hydrogen peroxide from its elements
Method and apparatus for exchanging information between buses in a portable computer and docking station through a bridge employing a serial link
Audio-on-demand communication system
Triplex digital magnetic recording and reproducing system