Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Processing biomass
System of providing an internet web site that assists medical professionals draft a letter of medical necessity or other documentation for transmission to a third party payer on behalf of a pa
Soybean cultivar CL1013663
Systems, methods, and computer readable media for providing information related to virtual environments to wireless devices
Method and system for generating and displaying an interactive dynamic selective view of multiply connected objects
Wireless communications apparatus and wireless communications method
Image forming apparatus, image forming method, and computer readable medium for identifying target-recording element using detection pattern
  Randomly Featured Patents
Interbody fusion device and method for restoration of normal spinal anatomy
Bead necklace/bracelet
Apparatus and method for vasodilation
Dental composition
Opaque sign plaque with dual reflector illumination
2-Oxabicyclooctane derivatives for augmenting or enhancing the flavor of foodstuffs
Substituted 3-carboxamido isoxazoles as kinase modulators
System for managing the heat fluxes of an aircraft
Growth of oxide thin films using solid oxygen sources
Sheet-aligning device