Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Electro-optical device, method of manufacturing the same, and electronic apparatus
Non-aqueous solution process for the preparation of cross-linked polymers
Resource compatability for data centers
Systems and methods for providing television signals using a network interface device
Method of controlling semiconductor device, signal processing method, semiconductor device, and electronic apparatus
Image forming apparatus with an improved density adjustment unit
Insulated container sleeve
  Randomly Featured Patents
Game pad
Chemical consolidation of photoresists in the UV range
Methods and devices to design and fabricate surfaces on contact lenses and on corneal tissue that correct the eye's optical aberrations
Portable computer
Support plate for a universal connection of a wiper blade
Compact filtration unit for swimming pool basin
Stereoscopic viewer
Process for preparation of .alpha.-tocopherol
Phosphor, method for production thereof, and light-emitting apparatus
Twist drill and method for the production thereof