Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Wristband with detachable labels
Chair structure
Process for shaping polymeric articles
Polypropylene bottles
Apparatus and method for adapted deblocking filtering strength
Display systems with touch screens
Assisted hybrid mobile browser
  Randomly Featured Patents
Rapid connection fluid coupling
Dental handpiece
Semiconductor slice holder
Sheet guiding device for printing presses
(E)-20(22)-dehydrovitamin D compounds
Devices for tissue repair and methods for preparation and use thereof
Opto-electronic morphological processor
Overload detecting circuit for a PWM amplifier
Voltage up-and-down DC-DC convertor
Method & system for managing and preparing documentation for real estate transactions