Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Methods of forming activated carbons
Preserving and handling native data in hybrid object trees
Linked area parameter adjustment for spinal cord stimulation and associated systems and methods
Communication device
Adaptive non-positive inductor current detector (ANPICD)
Vending machine
Nanogap device for field enhancement and a system for nanoparticle detection using the same
  Randomly Featured Patents
Real time performance monitoring of gas turbine engines
Streptocarpus plant named Minerva
Location-based detection of interference in cellular communications systems
Device for electrolytic treatment of workpieces
Process for making candy coated snack foods such as popcorn
Image retrieval apparatus and image retrieving method
Round stand with mirror
Borehole imaging
Apparatus and method for semiconductor wafer alignment
Ceramics heat exchanger