Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Method for building taxonomy of topics and categorizing videos
Circuit board having semiconductor chip embedded therein
Pressure roller and fixing device equipped with the same
Video recording and playing apparatus and its control method
Mixture, especially spinning solution
Establishing a graphical user interface (`GUI`) theme
  Randomly Featured Patents
Element of a shoe upper
Ticket printer display and terminal
Implantable drug delivery device
Solar heating
Method for separating boric acid
Thermally sprayed, flexible magnet with an induced anisotropy
Pump with radial packing ring
Method of making cutting tool inserts with high demands on dimensional accuracy
Sewage treatment system
Process for automatically co-ordinating the filling operation of shift elements