Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Pointing device, display apparatus and pointing system, and location data generation method and display method using the same
Anti-fake battery pack and identification system thereof
Flash memory apparatus and method for generating read voltage thereof
Electronic system and method for compensating the dimensional accuracy of a 4-axis CNC machining system using global and local offsets
Portable multimedia player
Analysis, secure access to, and transmission of array images
Technique for skipping irrelevant portions of documents during streaming XPath evaluation
  Randomly Featured Patents
Horse blanket adjustment device
Modular memory circuit and method for forming same
Threaded port and plug having access apertures
Semiconductor memory device
Electronic device having a filled dielectric medium
Air purifier
Beverage server
Arrangement for reducing vacuum in milking machines
Activation of peptide prodrugs by hK2