Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Work transfer apparatus for press machine, and work transfer unit
Multi-channel package and electronic system including the same
Fine grained Ni-based alloys for resistance to stress corrosion cracking and methods for their design
Throttle device for vehicle
Method and system for determining the position of a fluid discharge in an underwater environment
Apple tree named `WA 38`
Duty cycle distortion correction
  Randomly Featured Patents
Golf club head
Cargo transportation dolly
Method and apparatus for a data processor to support multi-mode, multi-precision integer arithmetic
Video encoding and transmission technique for efficient, multi-speed fast forward and reverse playback
Snow removal system for vehicle rooftops
Water-borne coating composition
Magnetic resonance tomography apparatus having a gradient coil system with a structural design wherein a scalar product of a natural oscillation mode and Lorentz forces is minimized toward zer
Funnel with container connection
Manufacture of polysulphones
Liquid dispensing brush assembly for a floor scrubber