Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Image reading apparatus
Elegant solutions for fingerprint image enhancement
Power converter and method including noise suppression by controlling phase shifting of converter cells
Vaccine composition against Streptococcus pyogenes
Prioritizing application data for transmission in a wireless user device
Stable liquid VEGF antagonist formulations
  Randomly Featured Patents
Material flow monitoring circuit
Guide wire
Toner cartridge having a toner stirring member
Electromagnetic diaphragm valve
LED unit
Aberration compensation in image projection displays
Shot sleeve insert and method of retarding heat erosion within a shot sleeve bore
Three dimensional digital subtraction magnetic resonance angiography with limited k-space mask
Method of enhancing the regeneration of injured nerves and adhesive pharamaceutical formulation therefor
Thermal ink jet ink composition