Resources Contact Us Home
Field effect transistor having a stressed dielectric layer based on an enhanced device topography

Image Number 8 for United States Patent #7563731.

By increasing the transistor topography after forming a first layer of highly stressed dielectric material, additional stressed material may be added, thereby efficiently increasing the entire layer thickness of the stressed dielectric material. The corresponding increase of device topography may be accomplished on the basis of respective placeholder structures or dummy gates, wherein well-established gate patterning processes may be used or wherein nano-imprint techniques may be employed. Hence, in some illustrative embodiments, a significant increase of strain may be obtained on the basis of well-established process techniques.

  Recently Added Patents
Wristband with detachable labels
Digital display devices and digital projectors with expanded color gamut
Proton conducting electrolytes with cross-linked copolymer additives for use in fuel cells
Method for building taxonomy of topics and categorizing videos
Self-assembling surface coating
Polar nematic compounds
Data encoding and decoding apparatus and method thereof for verifying data integrity
  Randomly Featured Patents
Polystyrene foamed plastic wall apparatus and method of construction
Computer system and method of selectively rebooting the same in response to a system program code update
Electrically operated control device and system for an appliance and methods of making the same
Charge pump regulator with multiple control options
Child resistant cap and tube assembly
Polymeric devices for controlled release of active agents
Packet processor with wide register set architecture
Package substrate
Holding element for pipes and the like