Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Self-cleansing system










Image Number 9 for United States Patent #7549167.

Disclosed is a self-cleansing system comprising at least two subsystems including an active subsystem and at least one available inactive subsystem. At least two of the subsystems may be connected to each other by a communications link and connected to an external network through a local network. An arbitration mechanism is capable of designating one of the at least one available inactive subsystem to be a designated active system. An active subsystem and a designated active subsystem may share an IP address, but only the active subsystem utilizes the IP address to output information to the external network. A transfer mechanism capable of deactivating the active subsystem and then activating a designated active system may be initiated by a transfer criterion. A self-cleansing mechanism may then cleanse the deactivated subsystem.








 
 
  Recently Added Patents
Placental tissue grafts
Pre-colored methodology of multiple patterning
Position and orientation measurement apparatus, position and orientation measurement method, and storage medium
(4929
Garden tool handle
Retransmission control method, base station and mobile station
Automatically selecting a paper with increased dimensions than originally desired for printing and adding advertisement content to the increased dimensional area of the paper
  Randomly Featured Patents
Electron exposure to reduce line edge roughness
Organic electroluminescent light emitting display device
Method for triggering through disc grooves and related optical analysis discs and system
Real-time spectrum management to increase frequency reuse
Apparatus for dispensing photo-resist in semiconductor device fabrication equipment
Motion vector detection apparatus
CMOSFET device with controlled threshold voltage characteristics and method of fabricating the same
Stabilized topical composition
Large inkjet print swath media support system
Integrated circuit having memory array including ECC and column redundancy and method of operating same