Resources Contact Us Home
Self timed memory chip having an apportionable data bus

Image Number 10 for United States Patent #7546410.

A self timed memory chip having an apportionable data bus. Access timing to an array on the memory chip is dynamically determined by circuitry on the memory chip. A ring oscillator on the memory chip has a frequency that is indicative of how fast an array on the memory chip can be accessed. The ring oscillator includes a bit line that is periodically charged and a memory element that subsequently discharges the bit line. The memory chip has a data bus interface having a number of bits. The data bus interface has a first number of bits apportioned to write data and a second number of bits apportioned to read data. The first number of bits and the second number of bits is programmable.

  Recently Added Patents
Display systems with touch screens
Stable aqueous composite compositions
Corner wrap for use with a pallet
Method and apparatus for connecting to external device
Mass spectrometry device and method using ion-molecule reaction ionization
  Randomly Featured Patents
Air chamber leg exercising device
Configurable indicating device and method for monitoring and control in fluid systems
Polycarbonate molded articles coated with UV-curable compositions
Controlled weak point for wireline cable
Shell joint with an adjustable gas ejection slot
Laser cathode ray tube
Methods for routing packets on a linear array of processors
Multimedia communications resource management control system and method
Ultra-sound catheter for removing obstructions from tubular anatomical structures such as blood vessels
Method of manufacturing a flat panel display incorporating a power supply layer and a storage capacitor element