Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Time recording and management system










Image Number 19 for United States Patent #7546318.

A time entry recording and management system includes a plurality of fields, a selector and an actuator. The plurality of fields includes a date field configured to display a date, a start field configured to display a starting time of a time entry, a stop field configured to display an ending time of the time entry, a description field configured to display a description of the time entry, and at least one code or designation field configured to display a code or designation assigned to the time entry. The selector is movable between at least two of the plurality of fields. The actuator is configured to perform at least one of a plurality of functions upon being actuated depending upon in which of the plurality of fields the selector is located. The actuator is also configured to fill in at least two of the fields upon being actuated once in some instances.








 
 
  Recently Added Patents
Spin transition material
Dynamic reconstruction of a calibration state of an absorption spectrometer
Eyeglasses
Method for determining an object class of an object, from which light is emitted and/or reflected to a vehicle
Decontamination apparatus and method
Image forming apparatus having exhaust fan
Synergistic fungicidal interactions of 5-fluorocytosine and other fungicides
  Randomly Featured Patents
Quantitative dental caries detection system and method
Thermal interface structure with integrated liquid cooling and methods
Blind rivet
Fuel mixer for internal combustion engine
Method for fabricating flash memory cells
Easy refuelling metal-gas cell battery with soft pocket
Polymeric materials suitable as dispersing resins
Demoisturizer for wind musical instruments
Automatic systems and methods for positioning marine seismic equipment
Method and apparatus of burst read and pipelined dynamic random access memory having multiple pipelined stages with DRAM controller and buffers integrated on a single chip