Resources Contact Us Home
Attribute cache memory

Image Number 8 for United States Patent #7539030.

A memory system according to one embodiment includes a plurality of content addressable word decoders, and memory cells associated with each of the word decoders. A memory system according to another embodiment includes a word decoder storing an identifier which is a subset of a memory address, the word decoder being responsive to a match of the identifier and an incoming subset of the memory address. A memory system according to yet another embodiment includes a word decoder having more than sixteen address line inputs. A memory system according to a further embodiment includes a word decoder array having fewer word decoders than combinations of memory addresses. Methods are also provided.

  Recently Added Patents
Data storage server having common replication architecture for multiple storage object types
Magnetic recording medium, method of manufacturing the same, and magnetic recording/reproduction apparatus
Image forming apparatus that selectively changes current-feed ratio
Configurable source based/requestor based error detection and correction for soft errors in multi-level cache memory to minimize CPU interrupt service routines
Automatic routing of call audio at incoming call
Preventing redirection loops during collaborative web browsing
  Randomly Featured Patents
Combined torchiere with task lights and table
Gel composition for reduction of gingival inflammation and retardation of dental plaque
System for producing orthophotographs
Movable partition base attachment
Three coil bridge transformer
Chair covers
End of roll detector
Cast ingot of aluminum alloy available for rolling operation and method for manufacturing the same
Active gap controlled feeder
Plunger rod for syringe