Resources Contact Us Home
Attribute cache memory

Image Number 8 for United States Patent #7539030.

A memory system according to one embodiment includes a plurality of content addressable word decoders, and memory cells associated with each of the word decoders. A memory system according to another embodiment includes a word decoder storing an identifier which is a subset of a memory address, the word decoder being responsive to a match of the identifier and an incoming subset of the memory address. A memory system according to yet another embodiment includes a word decoder having more than sixteen address line inputs. A memory system according to a further embodiment includes a word decoder array having fewer word decoders than combinations of memory addresses. Methods are also provided.

  Recently Added Patents
Method, system and computer program product for managing funds in custodial deposit accounts
Control device with adjusting pulse width modulation function and the backlight module thereof
Methods and apparatus for processing audio signals
Catalysts for polyurethane coating compounds
Monitoring agent programs in a distributed computing platform
Image sensing apparatus and method of controlling the image sensing apparatus
Scalable encoding apparatus, scalable decoding apparatus, scalable encoding method, scalable decoding method, communication terminal apparatus, and base station apparatus
  Randomly Featured Patents
Magnetic shield for integrated circuit packaging
Data delivery system, data receiving apparatus, and storage medium for video programs
Method of producing L-lysine by fermentation
Multimeric oxidoreductases
Communication system
Replacement vehicle fuel intake device
Apparatus and method for adjusting a harvester to an oblique profile of cane type berry plants
Edible pet chew
Active photosensing pixel
Optical disc drive and method