Resources Contact Us Home
Attribute cache memory

Image Number 8 for United States Patent #7539030.

A memory system according to one embodiment includes a plurality of content addressable word decoders, and memory cells associated with each of the word decoders. A memory system according to another embodiment includes a word decoder storing an identifier which is a subset of a memory address, the word decoder being responsive to a match of the identifier and an incoming subset of the memory address. A memory system according to yet another embodiment includes a word decoder having more than sixteen address line inputs. A memory system according to a further embodiment includes a word decoder array having fewer word decoders than combinations of memory addresses. Methods are also provided.

  Recently Added Patents
Image processing apparatus and image processing method
Fuser member having composite outer layer
Compounds, compositions and methods for reducing lipid levels
Coordinate locating method and apparatus
Mask and method for forming the mask
Code conversion apparatus, code conversion method, and computer product
Liquid crystal display device with a control mechanism for eliminating images
  Randomly Featured Patents
Variable threshold device memory circuit having automatic refresh feature
Method and system for ensuring the assertion order of signals in a chip independent of physical layout
Non-spill liquid toothpaste dispenser
Wander generator, and digital line tester and phase noise transfer characteristic analyzer using the same
Angularly resolved scatterometer
Optical scanning device
Process and arrangement for preparing a solution of cellulose
Process for dyeing polyester materials
Loudspeaker grille
Semiconductor package having reliable electrical connection and assembling method