Resources Contact Us Home
Attribute cache memory

Image Number 8 for United States Patent #7539030.

A memory system according to one embodiment includes a plurality of content addressable word decoders, and memory cells associated with each of the word decoders. A memory system according to another embodiment includes a word decoder storing an identifier which is a subset of a memory address, the word decoder being responsive to a match of the identifier and an incoming subset of the memory address. A memory system according to yet another embodiment includes a word decoder having more than sixteen address line inputs. A memory system according to a further embodiment includes a word decoder array having fewer word decoders than combinations of memory addresses. Methods are also provided.

  Recently Added Patents
Methods and compositions for improved F-18 labeling of proteins, peptides and other molecules
Mobile terminal apparatus, radio base station apparatus and radio communication method
Data transfer operation completion detection circuit and semiconductor memory device provided therewith
Hot-press cushion material and manufacturing method of the same
Method, apparatus and computer program product for providing metadata entry
Method and apparatus for controlling power supply
Cantilevered probe detector with piezoelectric element
  Randomly Featured Patents
Dual multipoint data transmission system modem
Hook fastening device
Elastic rope-type abdominal exerciser
Fuel injection device for internal combustion engines
Data bus system with resource control compensating for limited transmission capacity
Token ring network test device using finite state machine
Photosensitive compositions and pattern formation method
Process for facilitating closure of a tubular knit article
Methods for the treatment of cellular proliferative disorders
Method of and apparatus for producing thin metallic sheet by rapid cooling