Resources Contact Us Home
Attribute cache memory

Image Number 8 for United States Patent #7539030.

A memory system according to one embodiment includes a plurality of content addressable word decoders, and memory cells associated with each of the word decoders. A memory system according to another embodiment includes a word decoder storing an identifier which is a subset of a memory address, the word decoder being responsive to a match of the identifier and an incoming subset of the memory address. A memory system according to yet another embodiment includes a word decoder having more than sixteen address line inputs. A memory system according to a further embodiment includes a word decoder array having fewer word decoders than combinations of memory addresses. Methods are also provided.

  Recently Added Patents
Fabrication method of semiconductor device and fabrication method of dynamic threshold transistor
Methods and compositions for wound healing
Dual-leadframe multi-chip package and method of manufacture
Antimicrobial polysiloxane materials containing metal species
Bid optimization in search engine marketing
Liquid crystal display
Rechargeable battery
  Randomly Featured Patents
Reinforced buffered fiber optic ribbon cable
Intelligent usage of first pass defect data for improved statistical accuracy of wafer level classification
Apparatus and method to store and retrieve information using an optical holographic data storage medium
Arrangement for mounting components on a carrier board and method of indicating mounting locations
Data communications system
Method and apparatus for embedding and retrieving additional data in an encoded data stream
Evaporative emission system integrity module
Geolocation method and apparatus for satellite based telecommunications system
Accumulated current counter and method thereof
Hand-held ice skate blade sharpener tool