Resources Contact Us Home
Method and device for handling write access conflicts in interleaving for high throughput turbo-decoding

Image Number 7 for United States Patent #7502990.

A device for processing data to be interleaved and stored in target memories includes N interleaving buffers, N producers, and N cells. Each cell includes a register bank of size W, and a delay circuit. The variable M defines a maximum number of concurrent write operations supported per time step W, and defines a maximum buffer size. These parameters are chosen to reflect a standard case. At any time step, each of the N interleaving buffers receives m log-likelihood ratio (LLR) inputs and writes up to M of these into the register banks. When m is larger than M, m-M producers are delayed by the delay circuit. When a buffer overflow occurs (more than W LLRs values), m producers are delayed by the delay circuit. One LLR value is fetched from the register bank and is written in an SRAM interleaving memory.

  Recently Added Patents
LED drive circuit
Methods of prognosing a rheumatoid arthritis remission phenotype
Campanula plant named `PKMM03`
Light-emitting device
Wireless device and communication control method
Generation of uniform fragments of nucleic acids using patterned substrates
  Randomly Featured Patents
Multi-phasemagnetic element and production method therefor
Kiwi plant named `Soreli`
Scrap freezing tunnel
Information recording method and information recording medium
Techniques for saving data
Semiconductor device and fabrication method of the same
Method and device for describing video contents
Method, system, and program for transferring data between servers through a client computer over a network
Determining an aggreagated active/standby state for an interface unit form entity active/standby states
Adaptive estimation and compensation of clock drift in acoustic echo cancellers