Resources Contact Us Home
Method and device for handling write access conflicts in interleaving for high throughput turbo-decoding

Image Number 6 for United States Patent #7502990.

A device for processing data to be interleaved and stored in target memories includes N interleaving buffers, N producers, and N cells. Each cell includes a register bank of size W, and a delay circuit. The variable M defines a maximum number of concurrent write operations supported per time step W, and defines a maximum buffer size. These parameters are chosen to reflect a standard case. At any time step, each of the N interleaving buffers receives m log-likelihood ratio (LLR) inputs and writes up to M of these into the register banks. When m is larger than M, m-M producers are delayed by the delay circuit. When a buffer overflow occurs (more than W LLRs values), m producers are delayed by the delay circuit. One LLR value is fetched from the register bank and is written in an SRAM interleaving memory.

  Recently Added Patents
Aggregating completion messages in a sideband interface
Regulating a supply voltage provided to a load circuit
Method and/or apparatus for navigating mobile robot using virtual sensor
Bi-level switching with power packs
Distortion compensation device, distortion compensation method, and radio transmitter
Method of making a low-Rdson vertical power MOSFET device
Image forming device
  Randomly Featured Patents
Input device based on frustrated total internal reflection
Refrigerator door
Image display touch control
Magnetic card
Method and device for decontaminating interior spaces
Method and device for determining time in a bus system and corresponding bus system
Keyboard for minimizing non-productive hand movements
Modified polypropylenes of improved processability
Variable-focus optical element and focus detecting device utilizing the same
Coating of surfaces of articles