Resources Contact Us Home
Method and device for handling write access conflicts in interleaving for high throughput turbo-decoding

Image Number 6 for United States Patent #7502990.

A device for processing data to be interleaved and stored in target memories includes N interleaving buffers, N producers, and N cells. Each cell includes a register bank of size W, and a delay circuit. The variable M defines a maximum number of concurrent write operations supported per time step W, and defines a maximum buffer size. These parameters are chosen to reflect a standard case. At any time step, each of the N interleaving buffers receives m log-likelihood ratio (LLR) inputs and writes up to M of these into the register banks. When m is larger than M, m-M producers are delayed by the delay circuit. When a buffer overflow occurs (more than W LLRs values), m producers are delayed by the delay circuit. One LLR value is fetched from the register bank and is written in an SRAM interleaving memory.

  Recently Added Patents
Automatic logical position adjustment of multiple screens
Optical modulator module
Heat transfer label for decorating a metal container
Adaptive analog echo/next cancellation
Information processing apparatus and power supply controlling method
Method and system for modularized configurable connector system for ethernet applications
Cell transport system comprising a homogeneous mixture of agarose and agarase
  Randomly Featured Patents
Pressure augmentation for brake apply system
Micro-endoscopic system
Feature library and stored customized control interfaces
Flower box assembly
Double-metal cyanide catalysts which can be used to prepare polyols and the processes related thereto
Hot oil gooseneck dispenser
Apparatus and process for detecting scene breaks in a sequence of video frames
Saddle tap connection and installation device
Starting brake for a hedge clipper