Resources Contact Us Home
Method and device for handling write access conflicts in interleaving for high throughput turbo-decoding

Image Number 6 for United States Patent #7502990.

A device for processing data to be interleaved and stored in target memories includes N interleaving buffers, N producers, and N cells. Each cell includes a register bank of size W, and a delay circuit. The variable M defines a maximum number of concurrent write operations supported per time step W, and defines a maximum buffer size. These parameters are chosen to reflect a standard case. At any time step, each of the N interleaving buffers receives m log-likelihood ratio (LLR) inputs and writes up to M of these into the register banks. When m is larger than M, m-M producers are delayed by the delay circuit. When a buffer overflow occurs (more than W LLRs values), m producers are delayed by the delay circuit. One LLR value is fetched from the register bank and is written in an SRAM interleaving memory.

  Recently Added Patents
System and method for hybrid risk modeling of turbomachinery
Systems, methods and apparatus for payment processing
Heating pad
Portable reading device with mode processing
Microfluidic system incorporating a metal impregnated nanoporous material in a microfluidic pathway thereof
Bus controller for handling split transactions
Nanoparticle entrapment of materials
  Randomly Featured Patents
Grate plate
Conductor pattern structure of capacitive touch panel
Narrow-band, bandstop filter
Apparatus for the continuous extrusion of small cross-section thermoplastic foam profiles
Transparent conductive laminated body
Aromatic polysulfoneetherketone polymers
Digital multimedia connectors that secure to corresponding digital multimedia receptacles
Exhaust aftertreatment systems for gasoline and alternative-fueled engines, with reduction of HC, CO, NOx, and PM
Multiple layer detector for spectral computed tomography imaging