Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Double pinned photodiode for CMOS APS and method of formation










Image Number 10 for United States Patent #7495273.

A pinned photodiode, which is a double pinned photodiode having increased electron capacitance, and a method for forming the same are disclosed. The invention provides a pinned photodiode structure comprising a substrate base over which is a first layer of semiconductor material. There is a base layer of a first conductivity type, wherein the base layer of a first conductivity type is the substrate base or is a doped layer over the substrate base. At least one doped region of a second conductivity type is below the surface of said first layer, and extends to form a first junction with the base layer. A doped surface layer of a first conductivity type is over the at least one region of a second conductivity type and forms a second junction with said at least one region of a second conductivity type.








 
 
  Recently Added Patents
Microbial fuel cell and method of use
Retransmission control method, base station and mobile station
Spoofing detection for civilian GNSS signals
Automatic setup of reflector instances
Optical packet signal transmission device and WDM optical communication network
Modulation of TIM receptor activity in combination with cytoreductive therapy
State control of remote hosts for management of distributed applications
  Randomly Featured Patents
Semiconductor device with fully self-aligned local interconnects, and method for fabricating the device
Thermoplastic blend composition
Scalable and efficient intra-domain tunneling mobile-IP scheme
Battery temperature regulator incorporating casing or terminal temperature sensor
Display device and a method of addressing a display device
Benzothiazine derivative
Superconducting active lumped component for microwave device application
Toner for electrostatic image development
Method of making epoxide resin-impregnated composites
Method and apparatus for measuring dimension of circuit pattern formed on substrate by using scanning electron microscope