Resources Contact Us Home
Gate etch process for a high-voltage FET

Image Number 5 for United States Patent #7494875.

A method, in one embodiment, includes etching first and second dielectric regions in a substantially isotropic manner through first and second openings of a mask layer to create first and second trenches. The first and second dielectric regions are disposed on opposite sides of a mesa of semiconductor material, the mesa having first and second sidewalls that respectively adjoin the first and second dielectric regions. The first and second dielectric regions in the first and second trenches are then etched in a substantially isotropic manner to expose the first and second sidewalls. A gate oxide is formed on the first and second sidewalls of the mesa. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure.

  Recently Added Patents
Magnetoresistive element and manufacturing method of the same
Method and system for accomplishing user equipment purge
Energy storage device package
Transparent conductive structure
Phase lock loop with injection pulse control
System and method for efficient resource management of a signal flow programmed digital signal processor code
Promoting content
  Randomly Featured Patents
Memory using undecoded precharge for high speed data sensing
Processes for making 3-methylthiophene-2-carboxaldehyde and intermediates therefor
Fabricating method of gate structure
Intermediate density marker and a method using such a marker for radiographic examination
Double sided container capacitor for DRAM cell array and method of forming same
One-way valve for flexible package and package including a one-way valve
Method for input/output port replication using an interconnection bus
Controller for video game machine
Drill-driven nut rotating tool
Method and apparatus for control of fugitive VOC emissions