Resources Contact Us Home
Semiconductor device having a mode of functional test

Image Number 3 for United States Patent #7484135.

A semiconductor device includes a circuit block; a first signal path for guiding a test signal to a signal input terminal of the circuit block; a second signal path for guiding a test clock to a clock input terminal of the circuit block; a third signal path for guiding a test output signal from a output terminal of the circuit block to a pad via a dummy latch; and a fourth signal path for guiding the test output signal from the output terminal of the circuit block, to another pad. A dummy latch latches the test output signal at substantially a same speed as an operational latch during a normal operation. The third signal path has a wiring delay time from the output terminal to the dummy latch that is substantially equal to a wiring delay time from the output terminal to the operational latch.

  Recently Added Patents
Adaptive contact window wherein the probability that an answering user/expert will respond to a question corresponds to the answering users having response rates that are based on the time of
Transaction finance processing system and approach
Liquid crystal display device
Method for producing (meth)acrylic anhydride, method for storing (meth)acrylic anhydride, and method for producing (meth)acrylate
Method for specifying control curve parameters for controlling climatic environmental conditions of climate-controlled enclosed spaces
Printed circuit board unit having routing unit mounted thereon and computer device having the same
Nestable shallow container
  Randomly Featured Patents
Structure and manufacturing method for thin-film semiconductor diode device
Mass spectrometer
RLP frame receiving method
Silicon substrate having porous oxidized silicon layers and its production method
Instantaneous single click perpetual date mechanism
Gas turbine engine systems and related methods involving vane-blade count ratios greater than unity
Center sill car jack utilizing air bellows
Display screen or portion thereof with graphical user interface
EEPROM memory architecture optimized for embedded memories
Method and composition for air bladder release during tire production