Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor device having a mode of functional test










Image Number 3 for United States Patent #7484135.

A semiconductor device includes a circuit block; a first signal path for guiding a test signal to a signal input terminal of the circuit block; a second signal path for guiding a test clock to a clock input terminal of the circuit block; a third signal path for guiding a test output signal from a output terminal of the circuit block to a pad via a dummy latch; and a fourth signal path for guiding the test output signal from the output terminal of the circuit block, to another pad. A dummy latch latches the test output signal at substantially a same speed as an operational latch during a normal operation. The third signal path has a wiring delay time from the output terminal to the dummy latch that is substantially equal to a wiring delay time from the output terminal to the operational latch.








 
 
  Recently Added Patents
Electric washing machine
Antenna module and wireless communication apparatus
Dispensing of restricted goods
Millimeter wave imaging method and system to detect concealed objects
System for setting programmable parameters for an implantable hypertension treatment device
Wireless control kit for camera
Spacers for insulated glass units
  Randomly Featured Patents
Glitch-free receivers for bi-directional, simultaneous data bus
Silicone hydrogel contact lenses
Golf club head or other ball striking device with discrete regions of different density
Magnetic nerve stimulator
Method and composition for the control of phytopathogenic fungi
Assembly for packaging and dispensing liquid, a refillable unit and method of dispensing liquid
Dual inverter power supply
Portable terminal having controller for judging remaining capacity of a battery and for controlling the supply of power in response to a drive request and method related to same
Portable lamp with detachable stand
Photo masks for developing planar layers in a semiconductor device, and methods of forming the same