Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor integrated circuit device and fabrication process thereof










Image Number 2 for United States Patent #7476941.

A semiconductor integrated circuit includes an n-channel MOS transistor and a p-channel MOS transistor formed respectively in first and second device regions of a substrate, the n-channel MOS transistor including a first gate electrode carrying sidewall insulation films on respective sidewall surfaces thereof, the p-channel MOS transistor including a second gate electrode carrying sidewall insulation films on respective sidewall surfaces thereof, wherein there is provided a stressor film on the substrate over the first and second device regions such that the stressor film covers the first gate electrode including the sidewall insulation films thereof and the second gate electrode including the sidewall insulation films thereof, wherein the stressor film has a decreased film thickness in the second device region at least in the vicinity of a base part of the second gate electrode.








 
 
  Recently Added Patents
Tag-based apparatus and methods for neural networks
Primed stem cells and uses thereof to treat inflammatory conditions in joints
Storage basket with lid
Cathode active material and lithium secondary battery comprising the same
Radiation detector array
Voltage regulator with improved voltage regulator response and reduced voltage drop
Animation control apparatus, animation control method, and non-transitory computer readable recording medium
  Randomly Featured Patents
Distributed account based gaming system
White light dimmer for fiber optic illumination sources
Fish food dispenser
Process for producing surface-sealed hollow glass containers having a high use strength
Electromagnetic bell unit, its fitting structure and a method of welding the bell and the yoke of the unit
Antitumor dibenzofluorene derivatives
Display device
Method for controlling the viscosity of dispersed clay slurries
Retaining wall system with interlocked wall-building units
System and method for handling load and/or store operations in a superscalar microprocessor