Resources Contact Us Home
Wear-resistant sintered contact material, wear-resistant sintered composite contact component and method of producing the same

Image Number 10 for United States Patent #7473296.

A wear-resistant iron-based sintered contact material is provided which is sintered by powder sintering so as to have high density, high seizure resistance and wear resistance. A wear-resistant iron-based sintered composite contact component composed of the wear-resistant iron-based sintered contact material sinter-bonded to a backing metal and its producing method are also provided. To this end, at least Cr.sub.7C.sub.3-type carbide and/or M.sub.6C-type carbide which have an average particle diameter of 5 .mu.m or more are precipitately dispersed in an amount of 20 to 50% by volume within an iron-based martensite parent phase which has a hardness of HRC 50 or more even when tempered at up to C.

  Recently Added Patents
Sample chamber for laser ablation inductively coupled plasma mass spectroscopy
Fusing device to prevent overheating of a heating member and image forming apparatus having the same
Phase lock loop with injection pulse control
Power management systems and designs
Recording apparatus, recording method, reproducing apparatus, reproducing method, program, and recording/producing apparatus
Coordinate measuring device and method for measuring with a coordinate measuring device
Dual-leadframe multi-chip package and method of manufacture
  Randomly Featured Patents
Spring tine assembly for field-crop agricultural machines
Engagement device particularly for toothed bands for sports shoes
Photoplotting process and apparatus for high-energy plotting of a computer-stored raster image on a photosensitive record carrier
Method and apparatus for controlling moving picture synthesis
Multi-level electrical terminal crimp
Method and system for audio data collection and management
Antitheft display device for socket
Method and apparatus for accessing a remote location by sensing a machine-resolvable code
Non-volatile memory cell with gated diode and MOS transistor and method for using such cell
Buffer circuit having multiplexed voltage level translation