Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of making electrical power cable










Image Number 9 for United States Patent #7469470.

A cable comprises at least two cores stranded together, an expanded inner jacket layer, a substantially circular metallic armor partially contacting the inner jacket to form unfilled interstices outside the inner jacket, and a polymeric outer jacket. The expanded inner jacket substantially takes the shape of the periphery of the stranded cores, providing a non-circular cross section for the expanded inner jacket. A method of producing a cable comprises providing at least two cores, expanding a polymeric material, extruding the expanded polymeric material around the cores, and allowing the expanded polymeric material to collapse onto the cores. A substantially circular metallic armor is applied, resulting in a plurality of unfilled voids between the inner jacket and the metallic armor. An outer jacket is extruded on the metallic armor.








 
 
  Recently Added Patents
Integrated wire carrier for electrode array
Lens system
Power converter with a variable reference voltage and inrush current limiting
Aware manufacturing of integrated circuits
Modular connector for touch sensitive device
Processes for producing polyunsaturated fatty acids in transgenic organisms
Process for the preparation of protected L-alanine derivatives
  Randomly Featured Patents
Double DRAM bit steering for multiple error corrections
High speed differential signaling logic gate and applications thereof
System for compressing and decompressing multidimensional images, capable of efficiently decompressing images without assurance of equivalence in pixel or frame
Extrusion coating method
Composition for obtaining foamed polyvinylchloride material and method of obtaining it
Cost effective substrate fabrication for flip-chip packages
Interlace frame lapped transform
Image forming apparatus with opening and closing assembly and gears movable therewith
Semiconductor device and associated layouts having linear shaped gate electrodes defined along at least five adjacent gate electrode tracks of equal pitch
Semiconductor wafer and testing method for the same