Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of cleaning silicon nitride layer










Image Number 3 for United States Patent #7468325.

A method of cleaning a silicon nitride layer on a substrate is provided to effectively remove negative-charged impurities such as polymer and particle from the silicon nitride layer. In the method, the zeta potential of the silicon nitride layer is changed from positive to negative, and then the silicon nitride layer is cleaned with a first solution selected from an alkali solution and an NC-2 solution. So the negatively-charged impurities can be easily removed due to a repulsion force. The substrate can be treated with spin scrubber or quick dump rinse before and/or after the changing of the zeta potential. To change the zeta potential, the substrate can be dipped into a second solution such as an SC-1 solution, an NC-2 solution, and an alkali solution.








 
 
  Recently Added Patents
Selection of hash lookup keys for efficient retrieval
Information-provision control method, information reproduction system, information-provision apparatus, information reproduction apparatus and information-presentation control program
Pet urn enclosure
Dimmable LED light fixture having adjustable color temperature
(4942
Apparatus and method for adapted deblocking filtering strength
Transfer of digital data through an isolation
  Randomly Featured Patents
Amine functional adducts and curable compositions comprising same
Holder for a depending hollow architectural covering
Inclined ramp for track and field training and training methods therefor
Service platform for mobile scaffolding unit
Optical surface mount technology package
Method and apparatus for thermal ink jet drop volume control using variable prepulses
Polyester, stretch blow molded product formed thereof and method for producing polyester
All metal electrode sealed gas laser
Polymer resin compounds and photoresist composition including new polymer resin compounds
Simulation capable of simultaneously simulating a logic circuit model in response to a plurality of input logic signals