Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Photonic-interconnect systems for reading data from memory cells and writing data to memory integrated circuits










Image Number 16 for United States Patent #7466884.

Various embodiments of the present invention are related to photonic-interconnect systems for reading data from and writing data to memory cells of memory chips at approximately the same time. In one embodiment of the present invention, A photonic-interconnect system comprises a photonic interconnect coupled to a photonic device. The photonic interconnect is coupled to the memory chip and is configured to encode a first data set stored in the memory cells into a first set of electromagnetic signals at approximately the same time, decode a second data set encoded in a second set of electromagnetic signals at approximately the same time, and store the second data set in the memory cells. The photonic device is configured to transmit the first set of electromagnetic signals out from the photonic interconnect and transmit the second set of electromagnetic signals into the photonic interconnect.








 
 
  Recently Added Patents
Flat panel display device and stereoscopic display device
Plants and seeds of hybrid corn variety CH260114
DRAM refresh method and system
Edge alphas for image translation
Haworthia plant named `CAPETOWN`
Hierarchical binding and lookup of addresses in inter-process communications systems
State control of remote hosts for management of distributed applications
  Randomly Featured Patents
Electric apparatus having a start-up control function
Wall with gravity support structure, building element and method for construction thereof
N-channel multiplexer
Memory architecture with single-port cell and dual-port (read and write) functionality
Ramp
Method for producing a nitrogen-atom containing carbonaceous material
Soft gun cleaning case
Non-steroid progesterone receptor agonist and antagonist and compounds and methods
Spa audio system
Method of fabricating a gate stack integration of complementary MOS device