Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor integrated circuit device










Image Number 9 for United States Patent #7453742.

A semiconductor integrated circuit device includes a charge transfer transistor provided between a bit line and a sense amplifier, and a bit line clamp voltage generating circuit which generates bit line clamp voltage to be applied to the gate of the charge transfer transistor. The bit line clamp voltage generating circuit includes a current mirror circuit, a resistive dividing circuit provided between the input stage of the current mirror circuit and a reference potential node, a potential setting circuit provided between the output node of the resistive dividing circuit and the output stage of the current mirror circuit, and an operational amplifier which compares potential of the input stage of the current mirror circuit with reference potential to control the current mirror circuit. The operational amplifier is configured by transistors other than intrinsic transistors. The bit line clamp voltage is derived from the output stage of the current mirror circuit.








 
 
  Recently Added Patents
Co-scheduling of network resource provisioning and host-to-host bandwidth reservation on high-performance network and storage systems
Handover of a communication device
Optical illumination device
System and method for securing controllers
Optoelectronic device assembly having auxiliary energy receiver
Mobile phone
Photoelectric conversion device
  Randomly Featured Patents
System and method for porting a personalized indicium assigned to a mobile communications device
Optimization of sample plan for overlay
System, method, and apparatus for decoding flexibly ordered pixel arrays
Single arc discharge headlamp with light switch for high/low beam operation
Excavator and earthen material excavator bucket apparatus
Printer head in an ink jet system printer
Corrosion resistant copper alloy tube and fin-tube heat exchanger
Battery
Shoe with mid-sole including compressible bridging elements
Addressing and routing mechanism for web server clusters