Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Power supply system for motor vehicle
Protocol delay measuring device and protocol delay measuring method
Optical disc drive having a tray for loading a disc using supporting portions
Verification of computer-executable code generated from a model
Generation of interpolated samples for decision based decoding
Cryptographically generated addresses using backward key chain for secure route optimization in mobile internet protocol
Leadless integrated circuit packaging system and method of manufacture thereof
  Randomly Featured Patents
Semiconductor memory device having improved redundancy scheme
Image processing system and method thereof for processing an image data
Food pusher
Pipe nesting and denesting apparatus
Gene expression profiling in primary ovarian serous papillary tumors and normal ovarian epithelium
Shaded zirconium oxide articles and methods
Acid leaching of copper ore heap with fluoroaliphatic surfactant
Workpiece clamping device
Comparator circuit