Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Method for manufacturing photoelectric conversion device
Method, system and computer program product for managing funds in custodial deposit accounts
Weak acid recovery system for ethanol separation processes
Disc shaped high density recording medium
Pet cremation urn
Method and apparatus for focusing electrical stimulation in the brain during electro-convulsive therapy
Power consumption management in a MIMO transceiver and method for use therewith
  Randomly Featured Patents
System and method for identifying optimal marketing offers
End cap for a conduit
Adjustable-length compression spring
Adhesive for optical disks
Security door bar system
Modular air scrubber system
Method and system for internally resetting a charge pump
Defibrillation discharge circuit test
Image recording apparatus