Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Flash multi-level threshold distribution scheme
Display screen with graphical user interface
System and method of automatic piloting for in-flight refuelling of aircraft, and aircraft comprising said system
Retransmission control method, base station and mobile station
Powder for layerwise manufacturing of objects
Container pack
Braided boomerang pet toy
  Randomly Featured Patents
Silicon wafers and method of fabricating the same
Nonvolatile memory array organization and usage
Application end-to-end response time measurement and decomposition
Energy-absorbent material and method of making
Method for synchronizing transaction identifiers in a mobile satellite communication system
Mat for timing competitions
Earth-boring tools having pockets for receiving cutting elements and methods for forming earth-boring tools including such pockets
Skin diving snorkel
Method and apparatus for shaping hollow-section workpieces
Universal serial bus (USB) with wireless communication hubs