Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Semiconductor device having a plurality of elements on one semiconductor substrate and method of manufacturing the same
Inkjet ink
Data feed management
Isolation rings for blocking the interface between package components and the respective molding compound
Roll of continuous web of optical film laminate and production method therefor
Electrical conduit containing a fire-resisting thermoplastic composition
Multi-state DC-DC converter having undirectional switches
  Randomly Featured Patents
Faucet and handle set
Clamp-on current and voltage module for a power monitoring system
Gas generator system
Implantable cardiac lead having convenient implant location identification and method of manufacture
Electronic appliance and operation control method thereof
Method of dual damascene patterning
Centrifuge with aerodynamic rotor and bucket design
Double coupled dual input rate sensor
Trifluoromethanesulfonanilides, and their production and use
Protective system for a multiple channel transformer probe