Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
SONOS stack with split nitride memory layer
Methods and apparatus for mitigating interference between co-located collaborating radios
Rotation angle detecting device
Resin composition, prepreg, resin sheet, metal-clad laminate, printed wiring board, multilayer printed wiring board and semiconductor device
Self-service channel marketplace
Apparatus and method for masking a clock signal
Enzymatic demethylation of flavonoids
  Randomly Featured Patents
Event dependent notification system and method
Methods for behavior pattern analysis
Maxillary arch expander unbanded to teeth
Semiconductor device manufacturing apparatus employing vacuum system
Road surface reflection detecting apparatus
Creative art kit for producing and viewing stereoscopic creative art images
Meter prover
Optical inspection method and apparatus including intensity modulation of a light beam and detection of light scattered at an inspection position
Method, apparatus and recording medium for image processing