Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Cross-platform cloud-based map creation
Biomarker for Barrett's Oesophagus
Reception method and reception apparatus
SONOS stack with split nitride memory layer
Specializing disambiguation of a natural language expression
Micro vein enhancer
Image processor
  Randomly Featured Patents
Method and apparatus for image development using a two component developer with contact and non-contact development steps alternated by vibration of magnetic particles subject to electric and
System and method for power detection in a power amplifier using an adjustable load
Organic packages having low tin solder connections
Hydrocracking catalyst selective to middle distillate
Magnetic recording and storage device having high abrasion resistance and method
System for fastening bathroom accessories
Negative electrode material for nonaqueous secondary cells, negative electrode for nonaqueous secondary cells, and nonaqueous secondary cell
Method and system for updating the device driver of a business office appliance
Two-stage reusable earth-to-orbit aerospace vehicle and transport system
GPCR expression vector