Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Electrode composition with enhanced performance characteristics
Notification systems and methods that consider traffic flow predicament data
Method and system for detecting center pivot collision
LED light
High electron mobility transistor and manufacturing method thereof
High density vertical structure nitride flash memory
Shoe upper
  Randomly Featured Patents
V-shaped highway snow plows
Inductive charging system
Two stroke homogenous charge compression ignition engine with pulsed air supplier
Method and device for inspecting micromask patterns
Micro-stream rotator with adjustment of throw radius and flow rate
Hydraulic blower system for vehicles
Piezoelectric devices and methods for manufacturing same
Case clamp
Magnetic alloy for use in thermo and magneto printing