Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Device and method for receiving RF signals based on heterodyne architecture using complex IF subsampling
System and method for distributed power control in a communications system
Communication method using time-division multiplexing
Time synchronizer
Vector smoothing of complex-valued cross spectra to estimate power spectral density of a noise signal
Matching circuit, wiring board, and transmitter, receiver, transceiver, and radar apparatus that have the matching circuit
  Randomly Featured Patents
Enhanced communication platform and related communication method using the platform
Nonaqueous electrolyte battery
Magnetic separation
Camera base
Flexible heating wire
Epithelial adhesive lactobacilli
Method and apparatus for multiple quality transaction card images
Soil or aggregate stabilizing agent and matrixes stabilized by same
Frame-based carrier frequency and phase recovery system and method