Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Enhancement of LED light extraction with in-situ surface roughening
Planter support rail
Electronic code display device
Highly stiff and highly damping cast iron
Power electronics and integration system for providing a common high current inverter for use with a traction inverter and an auxiliary inverter
Transmitting data over a plurality of different networks
Medical instrument handle with connector
  Randomly Featured Patents
Functionalized monomers from 1-(1-isocyanato-1-methlethyl)-3 or 4-(1-methylethenyl) benzene
Pot with hinged lid
Shared memory multi video channel display apparatus and methods
Dual magnetic sensor
Ballpoint pen
Toilet flush valve apparatus
Process for producing deep-drawn plastic container
Process and apparatus for filtrate measurement