Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Correcting color plate data for mis-registration in a sub-scanning direction by performing a pixel transition at the transition point aligned in the main-scanning direction
Method and apparatus for providing contention-based resource zones in a wireless network
Multiple CQI feedback for cellular networks
Calibration method for non-ideal transceivers
Navigating applications using side-mounted touchpad
Clostridium chauvoei polypeptide, DNA encoding the polypeptide and a vaccine comprising the polypeptide
Radio frequency splitter
  Randomly Featured Patents
Sealant for double-layered glass
Stock adapter for a rifle
Ink jet head having electrode and non-electrode areas
Simulated leather sheet material
Reactive plastisol dispersion
Lithographic printing members having secondary non-ablative layers for use with laser imaging apparatus
Portion of a display panel with transitional graphical user interface
Pharmaceutical compositions including carotenoid ester analogs or derivatives for the inhibition and amelioration of disease
Device and method for laparoscopic inguinal hernia repair
Device for mounting a screw-rudder on a floating vehicle