Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Cellulose acylate laminate film, method for producing cellulose acylate laminate film, polarizer and liquid crystal display device
Processing autocomplete suggestions
Patient interface
Image processing apparatus, method, and storage medium for performing soft proof processing
Account managing device, image processing system, and storage medium
Light emitting diode having multi-cell structure and method of manufacturing the same
  Randomly Featured Patents
Retinoids, methods for their production and use
Apparatus for crimping a moving web
Quaternary nitrogen containing polyvinyl alcohol polymers for use in skin conditioning, cosmetic and pharmaceutical formulations
Universal credit card apparatus and method
Waste water measuring probe
Method for vehicle data dependent range measurement from a vehicle
Modified starch metabolism enzymes and encoding genes for improvement and optimization of plant phenotypes
Tool constructions for removing frozen nuts
Sample masking using wavelength-selective material