Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Methods and systems for managing electronic messages
Support member, rotation device comprising such a support and rolling bearing assembly including such a detection device
Gearbox housing
Display module
Apparatus and method for controlling semiconductor die warpage
Color image display device, color filter substrate, color pixel array substrate, and electronic device
Surface-emitting laser light source using two-dimensional photonic crystal
  Randomly Featured Patents
Polyurethane compositions made from hydroxy-terminated polydiene polymers
V-belt variable-speed drive
Apparatus for laminating multilayered printed circuit boards having both rigid and flexible portions
Speed adjusting device of a speed changer
Underwater vehicle muffler
Method for preventing broken circuits of a flexible printed circuit
Dust collect device for an eraser
Ink jet head cartridge having a folded wiring member
Color television camera using tunable optical filters
Notch pathway signaling inhibitor compound