Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Security authentication method, apparatus, and system
Terminal device, system and computer readable medium
Panel for decoration
Configurable caged ball insert for a downhole tool
Intermediate film for laminated glasses, and laminated glass
Image forming apparatus and method for making density correction in a low resolution image based on edge determination
  Randomly Featured Patents
End-to-end connection packet loss detection algorithm using power level deviation
High speed electromechanically driven test ahead
Comparison system for identifying the degree of similarity between objects by rendering a numeric measure of closeness, the system including all available information complete with errors and
Presensitized planographic printing plates with cobalt adhesive layer
Spatial light modulator features
Handle for container
Process for preparing a polycrystalline silicon thin film
Generation of dendritic cells from monocytic dendritic precursor cells with GM-CSF in the absence of additional cytokines
Method of manufacturing electron-emitting device, electron source and image-forming apparatus