Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Lens driving device
Visually tracking an object in real world using 2D appearance and multicue depth estimations
Solid state lighting circuit and controls
Magnetic resonance imaging apparatus for use with radiotherapy
Base station, relay station, and bandwidth allocation method
Liquid-level sensor
Encoding method, decoding method, encoding device, decoding device, program, and recording medium
  Randomly Featured Patents
Apparatus for handling devices under varying temperatures
Method of retaining a tip protector on a needle with a curved tip
Anastomosis device and method
Coupled fluid injection with flow control
Cryopump with differential pumping capability
Electronic computer
Method of automatically washing vehicles and apparatus for the same
Device for the fixation of dimensionally stable suitcases
Use of poly(35-disubstituted 4-hydroxystyrene/N-substituted maleimide for forming a negative image