Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Intralevel conductive light shield
Method and apparatus for optimizing paging in a communication network
Presenting a link to a user
Content display monitor
Imidazole derivatives used as TAFIa inhibitors
Video recording and playing apparatus and its control method
Fuel cell support structure
  Randomly Featured Patents
Circuit arrangement for evaluating received oscillations of a predetermined frequency
Epilation device
Filter anti-rotation device
Electronic devices and their manufacture
Hole digger
Method for repair of photomasks
Ping-pong auto-zero amplifier with glitch reduction
Portable audio system having waveguide structure
Recombinant KAT enzyme and process for its preparation
Screw-shaped LED