Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Method for evaluating performance characteristics of dental curing lights
Semiconductor device and manufacturing method thereof
LED package with top and bottom electrodes
Consistent retention and disposition of managed content and associated metadata
Memory access monitoring method and device
Copolymer for positive type lithography, polymerization initiator used in production of said copolymer, and composition for semiconductor lithography
Method of operating an electromechanical converter, a controller and a computer program product
  Randomly Featured Patents
Satellite beacon for faster sky-search and pointing error identification
Derailment detector
Augmenting hypoventilation
Fibrous and cartilaginous tissue replacement
Method for purifying O,S-dimethyl N-acetylphosphoramidothioate
Metallized plastic film and film capacitor
Heat transfer assembly, lithographic apparatus and manufacturing method
Single-event upset tolerant latch for sense amplifiers
Antibodies which bind granulocyte-macrophane colony-stimulating factor receptor