Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Phosphoinositide 3-kinase inhibitor with a zinc binding moiety
Power or voltage oscillation damping in a power transmission system
Method for designing sunlight-reflection and heat-radiation multilayer film
High voltage circuit for electrical stimulation
Clusterin antisense therapy for treatment of cancer
Method and apparatus for managing communication services for user endpoint devices
Dimmer system and damper circuit thereof
  Randomly Featured Patents
Media transport protocol selection
Adaptive differential propagation of soap messages
Method of making a water heater capable of being hung from a support
Method for improving film stability of fluorosilicate glass films
Microwaveable package for food products
Hammer handle
Circuit with switch-off device for the operation of light sources
Liquid seal sensor
Gravel packing and perforating a well in a single trip
Windrow turning apparatus