Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Semiconductor memory device, method of controlling read preamble signal thereof, and data transmission method
Liquid formulations of carboxamide arthropodicides
Integrated emergency medical database system
Linear book scanner
Collaborative data redundancy for configuration tracking systems
Ultrathin fluid-absorbent cores
Asset control in location tracking system
  Randomly Featured Patents
Speed control system for a vehicle having a braking device and a stepless transmission
Nitroimidazoles having trichomonacidal activity and pharmaceutical compositions thereof
Industrial asphalts
Electrophotographic photosensitive member, process cartridge and electrophotographic apparatus
Heat-responsively self-sealing protective jacket for expansion joints
Electrode for an electrical component, component with the electrode, and manufacturing method for the electrode and the component
Cyclone dust collecting chamber for a vacuum cleaner
Optical device for an emission spectrometer
Linear travel, self aligning, rotating, retention clamp