Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Pattern generation method and pattern generation program
Register files for a digital signal processor operating in an interleaved multi-threaded environment
Methods and devices for creating, compressing and searching binary tree
Radiation detector array
Method and apparatus for communication
System and method for backup communication over ethernet
Systems and methods for generating a user profile based customized media guide with user-generated content and non-user-generated content
  Randomly Featured Patents
Palladium plating solution
Spiral potato slicing apparatus and method
Stacked disk coalescer
Pencil holder
Layered cereal bar having cereal pieces included thereon
Apparatus for dissolution of gases in liquid
Semiconductor device comprising capacitor and method of fabricating the same
Films formed from blends of polyethylene and polypropylene
Lighting apparatus and display apparatus therewith
Cylinder for a rotary press