Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Notebook computer
Method and apparatus for linking a web browser link to a promotional offer
Method and apparatus for focusing electrical stimulation in the brain during electro-convulsive therapy
Dot templates for object detection in images
Automatic actuator for breakers or switches
Sub-resolution assist feature repair
  Randomly Featured Patents
Game system including slot machines and game control method thereof
Color and motion based depth effects
Electrowetting system
Composition for etching treatment of resin molded article
Opto-electric mounting apparatus
Design of arbitrary linear and non-linear maps
Scaevola plant named `Bonscablue`
Laryngeal mask airway installation kit, laryngeal mask airway with a stylet, and stylet
Computer-based system and method for inferring a four-digit calendar year from a date expressed in a format having a two-digit calendar year