Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Satellite communication network
Systems and methods for classifying electronic information using advanced active learning techniques
Multipoint photonic doppler velocimetry using optical lens elements
Transferring data by touch between touch-screen devices
Image forming apparatus
Tandem electric machine arrangement
Grid computing accounting and statistics management system
  Randomly Featured Patents
Two handle faucet spout cap
Optical low-pass filtering
Three-dimensional puzzle
Automatic customization of classes
Systems and methods for facilitating the acquisition of content
System and method for enhanced engine monitoring and protection
Vacuum processing system
Cleaning head
Fluid flow indicator
Organoselenium compounds for cancer chemoprevention