Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Semiconductor assembly and semiconductor package including a solder channel
Opportunistic modem
Imaging apparatus, control method thereof, and program
Methods for isolating ligands of the human bitter taste receptor TAS2R49
Photoelectric conversion apparatus
Method and system for providing cloud based network security services
  Randomly Featured Patents
Water-tight watch case
Image forming apparatus for fixing a toner image at a first speed or at a second speed
Dielectric heat sealed coatings
Zipper for slider package
High intensity yellow smoke and flame flare compositions
Avocado tree named `Pflum's Best`
Method for fabricating a semiconductor device with improved device integration and field-region insulation
Resource allocation technique for physical uplink control channel blanking
Tobacco smoke filter
Hot-dipped Sn--Zn plating provided steel plate or sheet excelling in corrosion resistance and workability