Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Rose plant named `ESM R057`
Method and system for filtering home-network content
System and method for updating firmware
Light-emitting device with a spacer at bottom surface
Method, apparatus and computer program product for visualizing whole streets based on imagery generated from panoramic street views
Approaching object detection system
Signal processor and signal processing method
  Randomly Featured Patents
Image signal reproducing apparatus for partially reproducing image to be displayed
Single lever faucet with spray
Method of forming a split gate memory device and apparatus
System and method for image mapping and visual attention
Folding stand for a portable crimping device
Cam shaft with expanded hollow shaft
Broadband antenna
Computer graphics system for real-time calculation and display of the perspective view of three-dimensional scenes
Juice presser or similar article
System for controlling ultrasonic clamping and cutting instruments