Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Hair motion compositor system for use in a hair/fur pipeline
Image forming apparatus and warming up method thereof
Method and system for automatic 3-D image creation
Projection illumination system for EUV microlithography
Complete context search system
Cylindrical lithium secondary battery comprising a contoured center pin
Fuel cell system, and electric vehicle equipped with the fuel cell system
  Randomly Featured Patents
Wire drop keyboard drawer
Compositions for use in well construction, repair and/or abandonment
Air sterilizer
Polishing head of chemical mechanical polishing apparatus and polishing method using the same
Partial link-down status for virtual Ethernet adapters
System and method for providing supercritical cooling steam into a wheelspace of a turbine
Chromatography columns, systems and methods
Liquid crystal display cell having a diffusely-reflective counter electrode
Display device having an auxiliary electrode for improved common voltage and fabricating method thereof
Display unit and methods of displaying an image