Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Light-emitting device
Efficient paging in a wireless communication system
Vacuum cleaner
Microbial fuel cell and method of use
Stepped delay control of integrated switches
Method and apparatus for transmitting and receiving a signal in a communication system
Compact ion accelerator source
  Randomly Featured Patents
Releasable airborne buoy
Biphenyl compound
Hypolipemic .alpha.-aryloxy para substituted phenyl acetic acid compounds
Preparation of rubber-modified molding materials from reaction mixtures containing derivatives of acrylamides or of methacrylamides
Embolic delivery of therapeutic agents
A/D converter and D/A converter employing a rodix smaller than a two, and calibration thereof
Partial implantation method for semiconductor manufacturing
Method for making a copper core five-ply composite for cookware
Method and apparatus for high speed magic angle spinning
Method and device for dispensing portions of a chain