Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Clock generator circuit for a charge pump
Method for transmitting an electronic short message to multiple receivers
Fluorine-free fused ring heteroaromatic photoacid generators and resist compositions containing the same
Generating and modifying textual code interfaces from graphical programs
Unsupervised document clustering using latent semantic density analysis
Solid-state image capture device and image capture apparatus
Rose plant named `ESM R044`
  Randomly Featured Patents
Initiator systems comprising .beta.-ketone compounds and bonding compositions made therewith
Foot and leg splint
System for, and method of, monitoring the movement of mobile items
System and method for designation process information
Adhesively mounted security system
Repeat block with zero cycle overhead nesting
Grader blade attachment for small tractors
Fiber optic coupler
Active-matrix electrochromic display device and method for producing the same
Simulated encoder pulse output system and method