Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Image processing system, history management apparatus, image processing control apparatus and computer readable medium
Surface covering system
Display apparatus, control method thereof, and display system with automatic image orientation adjustment
Method and apparatus for rate accuracy enhancement in ventricular tachycardia detection
Information processing device and information processing method
Load supporting belt
Passivation layer for semiconductor devices
  Randomly Featured Patents
Hyaluronic acid oligosaccharide fractions and drugs containing the same
Extended width notebook system
Method of semi-automatic ballast replacement
Prismatic refractor with circumferential prisms
Compositions and methods for eliciting an immune response using heat shock/stress protein-peptide complexes in combination with adoptive immunotherapy
Separation of hemoglobin A.sub.2 from hemoglobin mixture
Method and system for cooling a pump
Ligands for transition-metal-catalyzed cross-couplings, and methods of use thereof
Toroidal-type continuously variable transmission
System and method for providing enhanced matching based on personality analysis