Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Method and apparatus for pre-scheduling in closed-loop MU-MIMO antenna system
Compact light shield for flash photography
Cosmetic composition based on a supramolecular polymer and a hyperbranched functional polymer
Communication terminal device, and recording medium
High-speed comparator with asymmetric frequency response
Security authentication method, apparatus, and system
Identifying conceptually related terms in search query results
  Randomly Featured Patents
Control for gimballed monopulse antenna arrangement
Process for improving image-sharpness of photographic silver halide material
Method of joining workpieces with a rivet fastener system
Ground attitude control means
Flexible printed circuits
Multiple charged developing gun
X-ray tube target
Method of forming a stack-gate of a non-volatile memory on a semiconductor wafer
Halohydrin thioethers and method of preparation
Autofocusing system for camera