Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Systems and methods for processing supplemental information associated with media programming
Server system and method for discovering digital assets in enterprise information systems
Structural plasticity in spiking neural networks with symmetric dual of an electronic neuron
Detection of bioagents using a shear horizontal surface acoustic wave biosensor
Liquid composite compositions using non-volatile liquids and nanoparticles and uses thereof
Maintenance tool of control systems
Deflection device for a scanner with Lissajous scanning
  Randomly Featured Patents
Optical pulse reflectometer
Method and apparatus for the separation of sulfur & nitrogen oxides from a waste gas
Fastening device
Multi-element, bi-directional valve seat
Thermoplastic compositions of crystalline polyolefin and ethylene-containing copolymer
Optical disc recording and reproduction apparatus
Obtaining and maintaining real time certificate status
Device for conveying and checking containers, in particular preforms
Burner control system with secondary safety switch
Method of plastid transformation in asteraceae, vector for use therein and plants thus obtained