Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Virtual multi-cluster clouds
Pluggable power cell for an inverter
Print control server, print controlling method, and print control program
Authenticating messages sent between a vehicle and a central facility
Mitigating single point failure of devices in an analyte monitoring system and methods thereof
  Randomly Featured Patents
Replaceable device for outer spoke edge of pulley wheel
Systems, methods and computer products for internet protocol television message waiting indication
Method for auto-ignition operation and computer readable storage device for use with an internal combustion engine
Copper-base alloys having improved punching properties on press and a process for producing them
Steering wheel
Screen wiper assembly for a printing screen
Chess set
Method, system and computer program product for providing digital content
CD16-II variants
Internally matched power amplifier