Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Method for resource allocation in a wireless communication network, method for error-free transmission of information, node and wireless communication network
Process for the production of alcohol
Data modulation for groups of memory cells
Method for using a super-slippery thin layer characterized by the method for making same
Compound semiconductor device and manufacturing method therefor
Illuminating waveguide fabrication method
Method for determining a corrected variance representative of the condition of reception of signals representative of symbols
  Randomly Featured Patents
Ankle-foot orthotic
Method and apparatus for writing data to an optical disc
Head detail
Ink cartridge
Analog to digital flash converter
Device and process for delivering imbricated products
Photographic printer
Thermally conductive surgical probe
Preheat timer for use in oven
Guide rail device of sun-roof