Resources Contact Us Home
Output stage synchronization

Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.

  Recently Added Patents
Monitoring device, monitoring method and non-transitory computer readable medium
Magnetic resonance imaging apparatus
LED string with a capability to maintain a current path and LED unit thereof
Prevention and treatment of oxidative stress disorders by gluthathione and phase II detoxification enzymes
Vehicle lamp component
Digital watermark embedding apparatus, digital watermark embedding method, and digital watermark detection apparatus
Cell transport system comprising a homogeneous mixture of agarose and agarase
  Randomly Featured Patents
Micromachined fluidic coupler
Synchronous dynamic random access memory semiconductor device for controlling output data
Flash drying treatment of solvent from workpieces
Inter pen offset determination and compensation in multi-pen thermal ink jet pen printing systems
Reinforced resin composites
Method and apparatus for determining measured quantities with a centroid detecting encoder
Human engineered remote driving system
Method and apparatus for direct communication between mobile stations
Pet dryer
Process for the preparation of polyurethane foams