Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Output stage synchronization










Image Number 5 for United States Patent #7436918.

Systems and methods for transferring data across clock domains in a manner that avoids metastability of the data and is very tolerant of variations in the clock signals of the different clock domains. One embodiment of the invention comprises a mechanism for passing data from a first clock to a second clock domain in a digital pulse width modulated (PWM) amplification system. In this embodiment, parallel data is generated in the process of converting PCM data to PWM data. The parallel data is processed in a clock domain having a first clock rate and is passed to a second clock domain having a clock rate that is twice the rate of the first clock domain. The parallel data is then serialized at the higher clock rate of the second clock domain.








 
 
  Recently Added Patents
Fixing device and image forming apparatus including same
System for improved MR image reconstruction
Congestion handling in a packet switched network domain
Wheel or wheel cover
Output control apparatus, its control method, and computer-readable storage medium
Phase locked loop with digital compensation for analog integration
TX output combining method between different bands
  Randomly Featured Patents
Device for sealing shaft bearings or shaft bearing housings
Systems and methods for sharing resources in a multi-user environment
Droplets and particles containing liquid crystal and films and apparatus containing the same
Tool guide bushing mounting assembly
Digital phase locked loop
Electropneumatic control valve comprising a guide arrangement for a control piston
Wind-activated audio-generating apparatus
Means and method for reading indicia on a skewed substrate
Analog logic automata
Photobioreactor and uses therefor