Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Process and apparatus for continuous polycondensation










Image Number 3 for United States Patent #7431893.

An apparatus for continuously producing polyester comprises three single reactors, i.e. a single esterification reactor (first reactor), a single initial polymerization reactor (second reactor) and a single final polymerization reactor (third reactor or final polymerizer), where at least one of the first reactor and the second reactor is free from an external stirring power source, or the third reactor is a horizontal, one-shaft-type, low speed rotation type reactor. Necessary number of reactors for the esterification and polycondensation reactions can be a minimum and necessary stirring power consumption for the reaction can be a minimum, and thus polyester polymers of good quality can be efficiently produced at a minimum energy cost in a necessary minimum reactor structure.








 
 
  Recently Added Patents
Display apparatus and control method thereof
Health monitoring of applications in a guest partition
Methods and systems to reduce a number of simulations in a timing analysis
Pharmaceutical powder compositions
Vehicle window opening and closing control device
Control system of substrate processing apparatus, collecting unit, substrate processing apparatus and control method of the substrate processing apparatus
Measuring device and measuring method that use pulsed electromagnetic wave
  Randomly Featured Patents
Apparatus for detecting and recording a conduction noise, a radiation electromagnetic field noise and a discharge noise
Continuous amplification reaction
Expanding nipple appliance
Wind power plant with lightning protection arrangement
Methods and apparatus for an LED light
Scene creation for building automation systems
Semiconductor device
Quasi-stationary noise cancellation system
Method and apparatus for selectively transmitting packets of message data to a remote communication station
Semiconductor memory circuit with bit line detector controlling access to data bus lines