Resources Contact Us Home
Substrate backgate for trigate FET

Image Number 13 for United States Patent #7411252.

Disclosed is a tri-gate field effect transistor with a back gate and the associated methods of forming the transistor. Specifically, a back gate is incorporated into a lower portion of a fin. A tri-gate structure is formed on the fin and is electrically isolated from the back gate. The back gate can be used to control the threshold voltage of the FET. In one embodiment the back gate extends to an n-well in a p-type silicon substrate. A contact to the n-well allows electrical voltage to be applied to the back gate. A diode created between the n-well and p-substrate isolates the current flowing through the n-well from other devices on the substrate so that the back gate can be independently biased. In another embodiment the back gate extends to n-type polysilicon layer on an insulator layer on a p-type silicon substrate. A contact to the n-type polysilicon layer allows electrical voltage to be applied to the back gate. A trench isolation structure extending through the polysilicon layer to the insulator layer isolates current flowing through the polysilicon layer from other devices on the silicon substrate.

  Recently Added Patents
Image forming apparatus with static elimination
Methods of producing the membranes and the uses of membranes as battery separator films
Method of measuring a displacement amount for an automobile suspension assembly
Silicas and alkali metal salt compositions, detergents formed from such compositions and method of forming such compositions and detergents
Pattern identification apparatus, control method and program thereof
Markers of acute myeloid leukemia stem cells
Secure mobile ad hoc network
  Randomly Featured Patents
Polyaniline coating composition
Intramedullary bone plug
Self-compensating registration mechanism
Integrated circuit incorporating circuitry for determining which of at least two possible frequencies is present on an externally provided reference signal and method therefor
CMOS imager with nitrided gate oxide and method of fabrication
Method and apparatus for determining treatment for stroke
Military macaw jigsaw puzzle sculpture
Precisely configuring optical fibers and other optical elements using an apertured wafer positioner
Slot-to-slot interlocking shelving
Dual-sense impedance-matched reader