Resources Contact Us Home
Method and end cell library for avoiding substrate noise in an integrated circuit

Image Number 2 for United States Patent #7409660.

A method of avoiding substrate noise in an integrated circuit includes steps of receiving as input an integrated circuit design that includes at least a portion of a block for placement and routing on a substrate and an outer boundary of the block. An end cell is selected from a set of end cells for terminating the block in an outer area that extends from the outer boundary to an end cell boundary outside the block. The selected end cell is placed in the outer area to isolate the block electrically from the substrate.

  Recently Added Patents
SRB enhancement on HS-DSCH during cell change
Process for filtering interferograms obtained from SAR images acquired on the same area
Methods for testing OData services
Signal generator
Rotating sunlight/light beam for fractional/beneficial use
Double diffused metal oxide semiconductor device and manufacturing method thereof
Resin composition, prepreg, resin sheet, metal-clad laminate, printed wiring board, multilayer printed wiring board and semiconductor device
  Randomly Featured Patents
Method and apparatus for providing pre-screened content
Apparatus for measuring skew timing errors
Battery having a belt-like separator
Angled coaxial connector module
Method for placing a tread strip, cut to the required length from a quasi-continuous tread strip band spliced from tread strip portions, onto a belt building drum
Method and apparatus for supporting two-way telecommunications on CATV networks
Pyrazolo [3,4-b][1,5]benzodiazepine compounds
Semiconductor memory device having DRAM cell mode and non-volatile memory cell mode and operation method thereof
Modeling technique for selectively depopulating electrical contacts from a foot print of a grid array (BGA or LGA) package to increase device reliability