Resources Contact Us Home
Carrier for test, burn-in, and first level packaging

Image Number 3 for United States Patent #7394268.

A plurality of semiconductor devices are provided on a carrier for testing or burning-in. The carrier is then cut up to provide single chip-on-carrier components or multi-chip-on-carrier components. The carrier is used as a first level package for each chip. Thus, the carrier serves a dual purpose for test and burn-in and for packaging. A lead reduction mechanism, such as a built-in self-test engine, can be provided on each chip or on the carrier and is connected to contacts of the carrier for the testing and burn-in steps. The final package after cutting includes at least one known good die and may include an array of chips on the carrier, such as a SIMM or a DIMM. The final package can also be a stack of chips each mounted on a separate carrier. The carriers of the stack are connected to each other through a substrate mounted along a side face of the stack that is electrically connected to a line of pads along an edge of each carrier.

  Recently Added Patents
Digital display devices and digital projectors with expanded color gamut
Methods and apparatus for dynamic identification (ID) assignment in wireless networks
Methods to fabricate a photoactive substrate suitable for microfabrication
Apparatus and method for recording reboot reason of equipment
Method and system for constructing a customized web analytics application
Bipolar junction transistor with a self-aligned emitter and base
Analog-to-digital converter control using signal objects
  Randomly Featured Patents
Wheel alignment apparatus for use on a beam axle
Power-on reset circuit
Recording system of variable length picture information
Structured thermal transfer donors
Oxysterol inhibition of dietary cholesterol uptake
Electrode assembly for glass melting furnace
Extruded media for supporting growth biology within a wastewater treating system
Method of forming a brilliant multi-layered coating film
Semiconductor CMOS gate array
Reverse bias processing apparatus and reverse bias processing method for photoelectric conversion devices