Resources Contact Us Home
Carrier for test, burn-in, and first level packaging

Image Number 3 for United States Patent #7394268.

A plurality of semiconductor devices are provided on a carrier for testing or burning-in. The carrier is then cut up to provide single chip-on-carrier components or multi-chip-on-carrier components. The carrier is used as a first level package for each chip. Thus, the carrier serves a dual purpose for test and burn-in and for packaging. A lead reduction mechanism, such as a built-in self-test engine, can be provided on each chip or on the carrier and is connected to contacts of the carrier for the testing and burn-in steps. The final package after cutting includes at least one known good die and may include an array of chips on the carrier, such as a SIMM or a DIMM. The final package can also be a stack of chips each mounted on a separate carrier. The carriers of the stack are connected to each other through a substrate mounted along a side face of the stack that is electrically connected to a line of pads along an edge of each carrier.

  Recently Added Patents
System and method for enabling image recognition and searching of remote content on display
Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
Image signal processing apparatus and image signal processing method
Distributive data capture
Security access protection for user data stored in a cloud computing facility
Lubricant supplying device, process cartridge, and image forming apparatus
Method and system for automatically hiding irrelevant parts of hierarchical structures in computer user interfaces
  Randomly Featured Patents
Automatic fishing device
Automated continuous and random access analytical system
Hold-down mechanism for hydraulic pump
Process for the preparation of propylene glycol
Semiconductor integrated circuit
In-line method of burner firing and NO.sub.x emission control for glass melting
Introducer for sterile insertion of catheter
Determination of angular position optical fibers having axial asymmetries and aligning and splicing such fibers
Information processing apparatus, information processing method, and program
Methodology of generating antenna effect models for library/IP in VLSI physical design