Resources Contact Us Home
Method of manufacturing semiconductor device

Image Number 5 for United States Patent #7374978.

A mask is formed selectively on a crystalline silicon film containing a catalyst element, and an amorphous silicon film is formed so as to cover the mask. Phosphorus is implanted into the amorphous silicon film and the portion of the crystalline silicon film which is not covered with the mask. The silicon films are then heated by rapid thermal annealing (RTA). By virtue of the existence of the amorphous silicon film, the temperature of the crystalline silicon film is increased uniformly, whereby the portion of the crystalline silicon film covered with the mask is also heated sufficiently and the catalyst element existing in this region moves to the phosphorus-implanted, amorphous portion having high gettering ability. As a result, the concentration of the catalyst element is reduced in the portion of the silicon film covered with the mask. A semiconductor device is manufactured by using this portion.

  Recently Added Patents
Leaky wave mode solar receiver
Method and system for coordinating client and host security modules
Image forming apparatus
Image browsing device, computer control method and information recording medium
Test method for inspection device, particularly for label seating inspection device
Communication system
Adjustable draw bar for trailer hitches
  Randomly Featured Patents
Semiconductor junction model and method for use in a circuit modeling tool
Heating apparatus for hyperthermia
Gas generator and airbag apparatus
Method for the optical monitoring of a monitored zone and light sensor
Adjustable weight ballasts for weighing down differently sized lighter-than-air balloons
Electrodeposition method of forming a probe structure having a plurality of discrete insulated probe tips projecting from a support surface
Methods and systems for robotic command language
Apartment-shaped anaerobic digester for producing biogas
Asynchronous audio for networked games
Method and system for checking for power errors in ASIC designs