Resources Contact Us Home
Method of manufacturing semiconductor device

Image Number 5 for United States Patent #7374978.

A mask is formed selectively on a crystalline silicon film containing a catalyst element, and an amorphous silicon film is formed so as to cover the mask. Phosphorus is implanted into the amorphous silicon film and the portion of the crystalline silicon film which is not covered with the mask. The silicon films are then heated by rapid thermal annealing (RTA). By virtue of the existence of the amorphous silicon film, the temperature of the crystalline silicon film is increased uniformly, whereby the portion of the crystalline silicon film covered with the mask is also heated sufficiently and the catalyst element existing in this region moves to the phosphorus-implanted, amorphous portion having high gettering ability. As a result, the concentration of the catalyst element is reduced in the portion of the silicon film covered with the mask. A semiconductor device is manufactured by using this portion.

  Recently Added Patents
Thermally efficient busway
Keypoint descriptor generation by complex wavelet analysis
Heteroleptic iridium complexes as dopants
Distributed image acquisition, storage, and backup system
Assigning runtime artifacts to software components
Multi-domain dynamic group virtual private networks
Film-forming resins as a carrier for topical application of pharmacologically active agents
  Randomly Featured Patents
PWM step-down MOSFET regulator
Stitch shortening and tacking assembly for blindstitch sewing machines
Control method and control module for controlling an asymmetric DC-DC converter
Coated printed circuit wiring board and method of soldering
Capped fuel tank funnel
Scroll type fluid displacement apparatus having a capacity control mechanism
Instrument used for the live troubleshooting of short circuits
Novel N-nitroso compounds, compositions containing such compounds, processes for their preparation and methods of treatment therewith, and novel intermediates
Air filter
Method for four direction low capacitance ESD protection