Resources Contact Us Home
Semiconductor device with power supply impurity region

Image Number 19 for United States Patent #7372105.

A semiconductor device in which by fixing a well at a predetermined potential via a contact within a memory cell, latch-up immunity is improved without accompanying increase in the area of the memory cell, and of which manufacture is facilitated, and a manufacturing method thereof. In a semiconductor device including MOS transistors each having an N-type impurity region 110 formed in a P-well 101 provided in a silicon substrate 100 thereof and including a GND contact 130 for supplying a GND potential to the P-well 101, a portion of an impurity region 110 is etched and removed. Then, a P-type diffusion layer 131 for power supply is formed in the etched and removed region in the silicon substrate. Power supply to the P-well 101 is then performed via the GND contact 130 connected to the power supply diffusion layer 131.

  Recently Added Patents
Touch panel structure and manufacturing method thereof
Movable assemblies for an image reader unit and a cover unit in an image formation apparatus
Location-based method to specify ratio frequency spectrum rights
Secure provisioning of a portable device using a representation of a key
Semiconductor memory device, test circuit, and test operation method thereof
Plasma panel based radiation detector
Case for electronic device
  Randomly Featured Patents
Aromatized food package
Micromechanical transducer
Ventilation hood and cooktop safety system and method
Technique to decrease the exposure time of infrared imaging of semiconductor chips for failure analysis
System and method for optimal sensing of cardiac events
Enhanced line-of-sight (LOS) processing for all-digital LOS processor
Compound computer system and method for sharing PCI devices thereof
Wireless networks for vehicles
Semiconductor device
Horizontally mounted intraocular lens and the method of implantation thereof