Resources Contact Us Home
Semiconductor device with power supply impurity region

Image Number 19 for United States Patent #7372105.

A semiconductor device in which by fixing a well at a predetermined potential via a contact within a memory cell, latch-up immunity is improved without accompanying increase in the area of the memory cell, and of which manufacture is facilitated, and a manufacturing method thereof. In a semiconductor device including MOS transistors each having an N-type impurity region 110 formed in a P-well 101 provided in a silicon substrate 100 thereof and including a GND contact 130 for supplying a GND potential to the P-well 101, a portion of an impurity region 110 is etched and removed. Then, a P-type diffusion layer 131 for power supply is formed in the etched and removed region in the silicon substrate. Power supply to the P-well 101 is then performed via the GND contact 130 connected to the power supply diffusion layer 131.

  Recently Added Patents
Piezoelectric speaker and method of manufacturing the same
Method for carrying out a chemical reaction
X-ray imaging
Semiconductor device manufacture in which minimum wiring pitch of connecting portion wiring layer is less than minimum wiring pitch of any other wiring layer
Pet grooming brush and vacuum attachment
Method of manufacturing acrylic film, and acrylic film
Fluorescent molecule and method for detecting target nucleic acid
  Randomly Featured Patents
Baseball spot pitching practicing device
Spray shield unit
Liquid crystal device, liquid crystal display panel and method for manufacturing the same
Weatherstripping for side-hinged windows and doors
Fuel purifying apparatus
Method and apparatus for purging tubing network of blood processing system
Methods for increasing schwann cell survival
Method for production of fluorenone
Documents holder
Safety fastener