Resources Contact Us Home
Semiconductor device with power supply impurity region

Image Number 17 for United States Patent #7372105.

A semiconductor device in which by fixing a well at a predetermined potential via a contact within a memory cell, latch-up immunity is improved without accompanying increase in the area of the memory cell, and of which manufacture is facilitated, and a manufacturing method thereof. In a semiconductor device including MOS transistors each having an N-type impurity region 110 formed in a P-well 101 provided in a silicon substrate 100 thereof and including a GND contact 130 for supplying a GND potential to the P-well 101, a portion of an impurity region 110 is etched and removed. Then, a P-type diffusion layer 131 for power supply is formed in the etched and removed region in the silicon substrate. Power supply to the P-well 101 is then performed via the GND contact 130 connected to the power supply diffusion layer 131.

  Recently Added Patents
Rechargeable battery
Microcapsules, their use and processes for their manufacture
Developing cartridge
Burner grate
Method of interfacing a host operating through a logical address space with a direct file storage medium
External preparation composition for skin comprising ginseng flower or ginseng seed extracts
Systems and methods for controlling registration of advancing substrates in absorbent article converting lines
  Randomly Featured Patents
Ball projector
Multi-standard information mixed recording/management system
Computer methods and apparatus for optimizing portfolios of multiple participants
Facsimile apparatus configured to display image data on a display section
Magnetic suspension and guidance system and method
Enhanced oil recovery profile control with crosslinked anionic acrylamide copolymer gels
Pyridyl-2-oxyphenyloxime derivatives, and their use as herbicides
Integrated heat spreader/stiffener with apertures for semiconductor package
Low-permeable rubber laminate and pneumatic tire using same