Resources Contact Us Home
Method of fabricating recess channel array transistor

Image Number 7 for United States Patent #7361537.

A method of fabricating a recess channel array transistor is disclosed. An impurity region is formed in a semiconductor substrate. Then, a polysilicon layer is formed on the semiconductor substrate, both of which are then etched to form a trench that defines an active region. By filling the trench with an insulating material, a STI and an interlayer insulating layer are formed. A patterned mask layer is formed to be used for etching the polysilicon layer and the interlayer insulating layer, thereby forming an opening that defines a contact pad. A Spacer is formed along a sidewall of the contact pad. Using the mask layer and the spacer, the semiconductor substrate is etched to thereby form a recess channel trench. Thereafter, a gate insulating layer and a gate conductive layer are formed. A nitride layer is formed on the resultant structure, and chemical mechanical polishing is performed to isolate the nodes.

  Recently Added Patents
Fire detector
Device and method for unified codes
Modular utility rack
Method for processing an algae medium containing algae microorganisms to produce algal oil and by-products
Printing device, printing system, program, and printing method for printing based on print data from a user authorized to issue a print instruction for the print data
Probe for ultrasound diagnostic apparatus
  Randomly Featured Patents
Device for renewing road surfaces
Trackpad and keyboard platform
Step number measuring apparatus
Process and reactor for the combustion of carbon-containing fuel
Garment set hanger
Method and apparatus for providing a timing signal with high frequency accuracy in video equipment for supporting an on-screen display in the absence of a video signal
Acetabular component with improved liner seal and lock
Antistatic fabric and garment made therefrom
Decorative light bulb
Vibration damper for actuator assembly