Resources Contact Us Home
Method of fabricating recess channel array transistor

Image Number 4 for United States Patent #7361537.

A method of fabricating a recess channel array transistor is disclosed. An impurity region is formed in a semiconductor substrate. Then, a polysilicon layer is formed on the semiconductor substrate, both of which are then etched to form a trench that defines an active region. By filling the trench with an insulating material, a STI and an interlayer insulating layer are formed. A patterned mask layer is formed to be used for etching the polysilicon layer and the interlayer insulating layer, thereby forming an opening that defines a contact pad. A Spacer is formed along a sidewall of the contact pad. Using the mask layer and the spacer, the semiconductor substrate is etched to thereby form a recess channel trench. Thereafter, a gate insulating layer and a gate conductive layer are formed. A nitride layer is formed on the resultant structure, and chemical mechanical polishing is performed to isolate the nodes.

  Recently Added Patents
Receiver with feedback continuous-time delta-sigma modulator with current-mode input
Method for inhibiting thermal run-away
Scanning optical positioning system with spatially triangulating receivers
Reliable and accurate usage detection of a software application
Providing a multi-tenant knowledge network
Compositions, organisms, systems, and methods for expressing a gene product in plants using SCBV expression control sequences operable in monocots and dicots
Image forming unit having agitating portion and image forming apparatus
  Randomly Featured Patents
Customer premises call handling
Creating a taxonomy from business-oriented metadata content
Dual controlled release osmotic device
Secured seeding of data in a distributed environment
Thiazolylphthalide compounds
Resposable electrode
Method of making a shape-stranded rope
Method and apparatus for reducing the storage overhead of portable executable (PE) images