Resources Contact Us Home
Method of fabricating recess channel array transistor

Image Number 4 for United States Patent #7361537.

A method of fabricating a recess channel array transistor is disclosed. An impurity region is formed in a semiconductor substrate. Then, a polysilicon layer is formed on the semiconductor substrate, both of which are then etched to form a trench that defines an active region. By filling the trench with an insulating material, a STI and an interlayer insulating layer are formed. A patterned mask layer is formed to be used for etching the polysilicon layer and the interlayer insulating layer, thereby forming an opening that defines a contact pad. A Spacer is formed along a sidewall of the contact pad. Using the mask layer and the spacer, the semiconductor substrate is etched to thereby form a recess channel trench. Thereafter, a gate insulating layer and a gate conductive layer are formed. A nitride layer is formed on the resultant structure, and chemical mechanical polishing is performed to isolate the nodes.

  Recently Added Patents
Motorized home appliance door
Method and system to generate finite state grammars using sample phrases
Managing delivery of application server content
Equipment to facilitate money transfers into bank accounts
Distylium plant named `PIIDIST-I`
Soybean cultivar BY0811143
Vending machine
  Randomly Featured Patents
Coupling member for vessels for use in two-way extraction systems
Measuring method and measuring instrument
Rotor-stator structure for electrodynamic machines
Secure electronic chronometry device
Thermosetting resins reinforced with cut yarns
Portion of a golf club head
Vehicle article carrier having stowable cross bars
Snowmobile front suspension system and method
Steam driven fuel slurrifier
Ionic liquid epoxy resins