Resources Contact Us Home
Method of fabricating recess channel array transistor

Image Number 2 for United States Patent #7361537.

A method of fabricating a recess channel array transistor is disclosed. An impurity region is formed in a semiconductor substrate. Then, a polysilicon layer is formed on the semiconductor substrate, both of which are then etched to form a trench that defines an active region. By filling the trench with an insulating material, a STI and an interlayer insulating layer are formed. A patterned mask layer is formed to be used for etching the polysilicon layer and the interlayer insulating layer, thereby forming an opening that defines a contact pad. A Spacer is formed along a sidewall of the contact pad. Using the mask layer and the spacer, the semiconductor substrate is etched to thereby form a recess channel trench. Thereafter, a gate insulating layer and a gate conductive layer are formed. A nitride layer is formed on the resultant structure, and chemical mechanical polishing is performed to isolate the nodes.

  Recently Added Patents
Opioid-nornicotine codrugs combinations for pain management
Navigation system and navigation apparatus
Electrophoresis display having touch screen and method for driving the touch screen
Power collecting device, power measuring device, and power collecting method
Method for accessing wireless network
Systems and methods for building axes, co-axes and paleo-geographic coordinates related to a stratified geological volume
Candle holder
  Randomly Featured Patents
Artificial eye
Surgical suturing clamp
System and method for exhaust gas recirculation control
Aza-indolyl compounds and methods of use
Method of controlling steel strip temperature in continuous heating equipment
Semiconductor device having photo diode with sensitivity to light of different wavelengths
Robotic end effector
Hinge connector for foldable electronic apparatus
Corner lock on paperboard baking and shipping tray
Multi-compartment carton