Resources Contact Us Home
Method of fabricating recess channel array transistor

Image Number 10 for United States Patent #7361537.

A method of fabricating a recess channel array transistor is disclosed. An impurity region is formed in a semiconductor substrate. Then, a polysilicon layer is formed on the semiconductor substrate, both of which are then etched to form a trench that defines an active region. By filling the trench with an insulating material, a STI and an interlayer insulating layer are formed. A patterned mask layer is formed to be used for etching the polysilicon layer and the interlayer insulating layer, thereby forming an opening that defines a contact pad. A Spacer is formed along a sidewall of the contact pad. Using the mask layer and the spacer, the semiconductor substrate is etched to thereby form a recess channel trench. Thereafter, a gate insulating layer and a gate conductive layer are formed. A nitride layer is formed on the resultant structure, and chemical mechanical polishing is performed to isolate the nodes.

  Recently Added Patents
Method and apparatus for interactive distribution of digital content
Electronic badge
Compounds and their salts specific to the PPAR receptors and the EGF receptors and their use in the medical field
Method and system for checking citations
Process for producing polyols
Systems and methods for picture based communication
  Randomly Featured Patents
Reference voltage generating circuit
Method for the interception of GTP-C messages
Isolation circuitry and method for gradient field safety in an implantable medical device
Apparatus and method for multiple simultaneous synthesis
System and method for certifying that data received over a computer network has been checked for viruses
Flush toilet with sloped surfaces for improved waste removal
Logic circuit whose power switch is quickly turned on and off
Process for the preparation of ethylenic carbonyl compounds
E-mail client with programmable address attributes
Inflator device pressure relief