Resources Contact Us Home
Method of fabricating recess channel array transistor

Image Number 10 for United States Patent #7361537.

A method of fabricating a recess channel array transistor is disclosed. An impurity region is formed in a semiconductor substrate. Then, a polysilicon layer is formed on the semiconductor substrate, both of which are then etched to form a trench that defines an active region. By filling the trench with an insulating material, a STI and an interlayer insulating layer are formed. A patterned mask layer is formed to be used for etching the polysilicon layer and the interlayer insulating layer, thereby forming an opening that defines a contact pad. A Spacer is formed along a sidewall of the contact pad. Using the mask layer and the spacer, the semiconductor substrate is etched to thereby form a recess channel trench. Thereafter, a gate insulating layer and a gate conductive layer are formed. A nitride layer is formed on the resultant structure, and chemical mechanical polishing is performed to isolate the nodes.

  Recently Added Patents
Defensin polynucleotides and methods of use
Mobile terminal and method for changing page thereof
Sperm factor sequences
Monitoring of undesirable fluid ingress into subsea control modules
Support for a parameterized query/view in complex event processing
Storage device having clock adjustment circuitry with firmware-based predictive correction
Energy drink package
  Randomly Featured Patents
Method and apparatus for mobile network
Close-up attachment lens
Method for desalting nucleic acids
Terminal structure of high frequency signal transmitting part
Method and apparatus for interface dual modular redundancy
Crate apparatus for plants, hedges and trees, and method of transplanting same
DC holding circuit
Information-processing device with calling function and application execution method
Numerical-controlled machine tool
Frequency synthesizer and low-noise frequency synthesizing method