Resources Contact Us Home
Interleaver for iterative decoder

Image Number 16 for United States Patent #7360040.

Interleaver for iterative decoder. A memory management scheme allows for single plane/single port memory devices to be used by the interleaver. The design is adaptable to soft-in soft-out (SISO) decoders that perform iterative decoding. The interleaver may be implemented within communication devices that implement two distinct SISOs that operate cooperatively or within communication devices that employ a single SISO (in a recycled embodiment) that functionally performs the analogous decoding operations that would be performed by the two distinct SISO implementation. The use of single plane/single port memory devices by the interleaver allows for a great deal of savings from many perspectives: the sizes of the required interleaver memory and the interleaver pattern memory are both cut in half using this approach, and a cost savings may also be realized, in that, cheaper, slower memories may be used since each respective interleaver memory is read only every other cycle.

  Recently Added Patents
Systems and methods for proactively refreshing nonvolatile memory
Toy ball
In-pixel high dynamic range imaging
Semiconductor device and fabricating method thereof
Electric heating system, in particular for use as an auxiliary heating system for automobiles
Multi-carrier signal transmitter and multi-carrier signal receiver
Polypropylene film for electron-beam hardening applications
  Randomly Featured Patents
L-carnitine, acetyl-L-carnitine, and pantothenic acid or ubiquinone, combined for prevention and treatment of syndromes related to ineffective energy metabolism
Color photographic recording material containing new colored cyan couplers
Oxide cathode
Enhanced performance of alumina for the removal of low-level fluorine from gas streams
Image pickup apparatus
Night-light rug
System and method for interworking SCFs and protocols in open service gateway
Transient clamping circuitry for voltage converter
System and method for connecting a call
Processor architecture and a method of processing