Resources Contact Us Home
Interleaver for iterative decoder

Image Number 16 for United States Patent #7360040.

Interleaver for iterative decoder. A memory management scheme allows for single plane/single port memory devices to be used by the interleaver. The design is adaptable to soft-in soft-out (SISO) decoders that perform iterative decoding. The interleaver may be implemented within communication devices that implement two distinct SISOs that operate cooperatively or within communication devices that employ a single SISO (in a recycled embodiment) that functionally performs the analogous decoding operations that would be performed by the two distinct SISO implementation. The use of single plane/single port memory devices by the interleaver allows for a great deal of savings from many perspectives: the sizes of the required interleaver memory and the interleaver pattern memory are both cut in half using this approach, and a cost savings may also be realized, in that, cheaper, slower memories may be used since each respective interleaver memory is read only every other cycle.

  Recently Added Patents
Label with surface ornamentation
3D structured memory devices and methods for manufacturing thereof
Non-disruptive configuration of a virtualization controller in a data storage system
Method and apparatus for detection of the remote origin fraction of radon present in a measuring site
Power converter with a variable reference voltage and inrush current limiting
Method for forming a semiconductor device using selective epitaxy of group III-nitride
Quaternary chalcogenide wafers
  Randomly Featured Patents
Translucent cross shaped urn
CRT vibration damping system
Method and system for addressing registers in a data processing unit in an indexed addressing mode
Water treatment process
Lighting device and lighting method
Socket construction for torsion member
Method of controlling thermal therapy
Substituted pyrrolidinemethanols