Resources Contact Us Home
Interleaver for iterative decoder

Image Number 16 for United States Patent #7360040.

Interleaver for iterative decoder. A memory management scheme allows for single plane/single port memory devices to be used by the interleaver. The design is adaptable to soft-in soft-out (SISO) decoders that perform iterative decoding. The interleaver may be implemented within communication devices that implement two distinct SISOs that operate cooperatively or within communication devices that employ a single SISO (in a recycled embodiment) that functionally performs the analogous decoding operations that would be performed by the two distinct SISO implementation. The use of single plane/single port memory devices by the interleaver allows for a great deal of savings from many perspectives: the sizes of the required interleaver memory and the interleaver pattern memory are both cut in half using this approach, and a cost savings may also be realized, in that, cheaper, slower memories may be used since each respective interleaver memory is read only every other cycle.

  Recently Added Patents
Treatment of celiac disease with IgA
Register files for a digital signal processor operating in an interleaved multi-threaded environment
Cryptographic key split combiner
Polyamide compositions
Analog to digital converter with increased sub-range resolution
Spalling utilizing stressor layer portions
Reading apparatus and reading method
  Randomly Featured Patents
Graded/stepped silicide process to improve mos transistor
Vaccine against Mycoplasma PRRSV
Wireless AV lighting fixture with auto sensor
Method for forming a monolithic electronic module by stacking planar arrays of integrated circuit chips
Shroud for a filler neck crown assembly
Controller based call control for ATM SVC signaling
Vehicle navigation system and method
Feeder unit and method for use in a weighing system
Electroslag remelting apparatus having relative mold movement and provision for introduction of slag