Resources Contact Us Home
Interleaver for iterative decoder

Image Number 16 for United States Patent #7360040.

Interleaver for iterative decoder. A memory management scheme allows for single plane/single port memory devices to be used by the interleaver. The design is adaptable to soft-in soft-out (SISO) decoders that perform iterative decoding. The interleaver may be implemented within communication devices that implement two distinct SISOs that operate cooperatively or within communication devices that employ a single SISO (in a recycled embodiment) that functionally performs the analogous decoding operations that would be performed by the two distinct SISO implementation. The use of single plane/single port memory devices by the interleaver allows for a great deal of savings from many perspectives: the sizes of the required interleaver memory and the interleaver pattern memory are both cut in half using this approach, and a cost savings may also be realized, in that, cheaper, slower memories may be used since each respective interleaver memory is read only every other cycle.

  Recently Added Patents
Sensor coating
Modular microscope construction
Adaptive input interface
2,2'-binaphthalene ester chiral dopants for cholesteric liquid crystal displays
Superagonistic anti-CD28 antibodies
Cell surface display, screening and production of proteins of interest
Electronic component
  Randomly Featured Patents
Methods and apparatus for swipe or presentation image scanning
Cleaning solvent and dispenser
Cassette used for electrophotographic process engine
Facsimile mail system capable of managing facsimile mail designation errors
Packaged dental composition
Electrical adapter
Serial image data format and method and apparatus for convering image data from serial to parallel
Electric shaver
Steering column assembly for vehicle
Aircraft auto throttle system