Resources Contact Us Home
Interleaver for iterative decoder

Image Number 16 for United States Patent #7360040.

Interleaver for iterative decoder. A memory management scheme allows for single plane/single port memory devices to be used by the interleaver. The design is adaptable to soft-in soft-out (SISO) decoders that perform iterative decoding. The interleaver may be implemented within communication devices that implement two distinct SISOs that operate cooperatively or within communication devices that employ a single SISO (in a recycled embodiment) that functionally performs the analogous decoding operations that would be performed by the two distinct SISO implementation. The use of single plane/single port memory devices by the interleaver allows for a great deal of savings from many perspectives: the sizes of the required interleaver memory and the interleaver pattern memory are both cut in half using this approach, and a cost savings may also be realized, in that, cheaper, slower memories may be used since each respective interleaver memory is read only every other cycle.

  Recently Added Patents
Handover signaling in wireless networks
Processing financial documents
Dual-box location aware and dual-bitmap voltage domain aware on-chip variation techniques
Solar cell with hyperpolarizable absorber
Synergistic fungicidal interactions of 5-fluorocytosine and other fungicides
Systems and methods for vehicle cruise control
Method and apparatus for producing homogeneous magnetic fields
  Randomly Featured Patents
Probes and methods for detection of nucleic acids
Thermal writing power
Components for fiber-optic matrix display systems
Low profile life vest
Apparatus in video display terminals
Heat-inducible N-degron module
Wireless position sensing in three dimensions
Drywall fastener
Method and system for 3-D content creation
Apparatus for supplying electric power to electrically heated catalysts attached to the exhaust gas passage of a vehicle