Resources Contact Us Home
Interleaver for iterative decoder

Image Number 16 for United States Patent #7360040.

Interleaver for iterative decoder. A memory management scheme allows for single plane/single port memory devices to be used by the interleaver. The design is adaptable to soft-in soft-out (SISO) decoders that perform iterative decoding. The interleaver may be implemented within communication devices that implement two distinct SISOs that operate cooperatively or within communication devices that employ a single SISO (in a recycled embodiment) that functionally performs the analogous decoding operations that would be performed by the two distinct SISO implementation. The use of single plane/single port memory devices by the interleaver allows for a great deal of savings from many perspectives: the sizes of the required interleaver memory and the interleaver pattern memory are both cut in half using this approach, and a cost savings may also be realized, in that, cheaper, slower memories may be used since each respective interleaver memory is read only every other cycle.

  Recently Added Patents
Method and system for shared high speed cache in SAS switches
Selecting a converter operating mode of a PA envelope power supply
Microfluidic cartridge and method of using same
Image decolorizing device
Hermetically sealed atomic sensor package manufactured with expendable support structure
Heat retaining device
Diazeniumdiolated phosphorylcholine polymers for nitric oxide release
  Randomly Featured Patents
Fully digital frequency locked loop/phase locked loop method and system having a short locking time
Stator for an automotive alternator and method for manufacture thereof
H-Pattern shifter for automatic transmissions
Surfactant system
Method and apparatus for interdicting cable television channels
Process for dyeing nitrogen-containing fibers
Finite impulse response filter and digital signal receiving apparatus
Memory device for a cellular telephone
Stand for video driving game