Resources Contact Us Home
Method for forming damascene structure utilizing planarizing material coupled with compressive diffusion barrier material

Image Number 6 for United States Patent #7326651.

This invention relates to the manufacture of dual damascene interconnect structures in integrated circuit devices. Specifically, a method is disclosed for forming a single or dual damascene structure in a low-k dielectric thin film utilizing a planarizing material and a compressive diffusion barrier material. The barrier material preferably has a compressive stress of greater than 300 MPa. In a preferred dual damascene embodiment of this method, the vias are formed first in the dielectric material, then the planarizing material is deposited in the vias and on the dielectric material, and the barrier material is deposited on the planarizing material. The trenches are then formed lithographically in the imaging material, etched through the barrier material into the planarizing material, and the trench pattern is transferred to the dielectric material. During and following the course of these etch steps, the imaging, barrier and planarizing materials are removed. The resultant dual damascene structure may then be metallized. With this method, the problem of photoresist poisoning by the interlevel dielectric material is alleviated.

  Recently Added Patents
Masking method and apparatus
Adhering composition and method of applying the same
Computer systems and methods for the query and visualization of multidimensional databases
Interleaving charge pumps for programmable memories
System and method for determining a characterisitic of an object adjacent to a route
Self-service channel marketplace
  Randomly Featured Patents
Intratracheal tube
Low scratch, abrasion-resistant overlay and decor papers
Crystal forms of saxagliptin and processes for preparing same
Display screen with graphical user interface
Disk drive compensating for asymmetry of magnetoresistive read element
Primer composition
Hydraulic steering diagnostic system and method
Method and system for maximizing network capacity utilization in multiprotocol label switched networks by moving label switched paths
Method of forming a field effect transistor
Spherical valve lock-valve spring retainer assembly to minimize valve guide side loads