Resources Contact Us Home
Method for forming damascene structure utilizing planarizing material coupled with compressive diffusion barrier material

Image Number 6 for United States Patent #7326651.

This invention relates to the manufacture of dual damascene interconnect structures in integrated circuit devices. Specifically, a method is disclosed for forming a single or dual damascene structure in a low-k dielectric thin film utilizing a planarizing material and a compressive diffusion barrier material. The barrier material preferably has a compressive stress of greater than 300 MPa. In a preferred dual damascene embodiment of this method, the vias are formed first in the dielectric material, then the planarizing material is deposited in the vias and on the dielectric material, and the barrier material is deposited on the planarizing material. The trenches are then formed lithographically in the imaging material, etched through the barrier material into the planarizing material, and the trench pattern is transferred to the dielectric material. During and following the course of these etch steps, the imaging, barrier and planarizing materials are removed. The resultant dual damascene structure may then be metallized. With this method, the problem of photoresist poisoning by the interlevel dielectric material is alleviated.

  Recently Added Patents
Group of amino substituted benzoyl derivatives and their preparation and their use
Portable multimedia player
Nucleic acid sequences encoding strictosidine synthase proteins
Modular sport center
Method of making a CIG target by spray forming
Voltage detecting device for LED driver
Piezoelectric device and fabricating method thereof
  Randomly Featured Patents
Cue signal recording control system for video tape recorder
Isolation of bioactive, monomeric growth hormone
Idle stroke shortening device in brake system
Memory manager for MPEG decoder
Bis(2-phenoxyalkane carboxylic acids) and derivatives thereof and their use as medicaments
Semiconductor device array having dense memory cell array and heirarchical bit line scheme
Two magnification three mask viewfinder
Landscape lighting fixture
Color paper post process Dmin keeping with a bis-vinylsulfonyl as the hardener and a chromanol stabilizer
Apparatus for filling the cavities of cells and laminated substrates with a fluid