Resources Contact Us Home
Process for conversion of organic, waste, or low-value materials into useful products

Image Number 2 for United States Patent #7301060.

The present invention addresses the processing of waste and low-value products to produce useful materials in reliable purities and compositions, at acceptable cost, and with high energy efficiency. In particular, the invention comprises a multi-stage process that converts various feedstocks such as offal, animal manures, municipal sewage sludge, that otherwise have little commercial value, to useful materials including gas, oil, specialty chemicals, and carbon solids. The process subjects the feedstock to heat and pressure in a reducing environment accomplished by controlled addition of sulfur and sodium, separates out various components, then further applies heat and pressure to one or more of those components. The invention further comprises an apparatus for performing a multi-stage process of converting waste products into useful materials, and at least one oil product that arises from the process.

  Recently Added Patents
Plants and seeds of hybrid corn variety CH260114
Analog-to-digital converter control using signal objects
Granulated sweetening composition
Active matrix substrate, method for manufacturing same, and liquid crystal display apparatus
Fibrous laminate interface for security coatings
Ion implantation method and ion implantation apparatus
Fuel cell module, manufacturing method thereof and unit containing several of the latter
  Randomly Featured Patents
Vinyl ester maleic acid derivative copolymers
Anticancer treatment with a combination of taxanes and 13-deoxyanthracyclines
Circuit and method for monitoring the status of a clock signal
Adaptive magnetic coupling system
Multiprice setting split ring coin control mechanism
Non-planar rotor cover for a centrifugal pump
Arrangement for straightening damaged vehicle bodies
Reduced instruction set computer (RISC) processor based disk manager architecture for hard disk drive (HDD) controllers
Apparatus and method for thermal regulation in memory subsystems
Structure for strained channel field effect transistor pair having underlapped dual liners