Resources Contact Us Home
Multi-stage maximum likelihood target estimator

Image Number 3 for United States Patent #7266042.

A multi-stage maximum likelihood target estimator for use with radar and sonar systems is provided. The estimator is a software implemented algorithm having four computational stages. The first stage provides angle smoothing for data endpoints thereby reducing angle errors associated with tie-down times. The second stage performs a coarse grid search to obtain the initial approximate target state to be used as a starting point for stages 3 and 4. The third stage is an endpoint Gauss-Newton type maximum likelihood target estimate which determines target range along two time lines. The final refinement of the target state is obtained by the fourth stage which is a Cartesian coordinate maximum likelihood target estimate. The four-stage processing allows the use of target historic data while reducing processing time and computation power requirement.

  Recently Added Patents
Microfluidic system incorporating a metal impregnated nanoporous material in a microfluidic pathway thereof
Apparatus, electronic component and method for generating reference voltage
Method and system for simulating wireless networks
Optimizing federated and ETL'd databases with considerations of specialized data structures within an environment having multidimensional constraint
Architectural panel with bamboo rings light density embossed surface
Signal processor and signal processing method
Direct file transfer between subscribers of a communications systems
  Randomly Featured Patents
Process and apparatus for preheating coal intended for use in coking installations
Proportional motor circuit
Ceiling fan light kit
Anti-glare eye shield
High-speed switch for fast routing of data packets
Contrivance for shelling a granular product
Method and apparatus for the noninvasive interrogation of objects
Pipeline ad converter
Methods and compositions for the treatment of Parkinson's Disease
Automatic reconnection of partner software processes in a fault-tolerant computer system