Resources Contact Us Home
Image processing system for high performance digital imaging devices

Image Number 4 for United States Patent #7259783.

An image processing system for high performance digital imaging in a digital camera. The reflected light from an image is focused through a lens and optically filtered. A CCD array converts this image into an electrical signal. This electrical signal is processed and then converted into an equivalent digital signal. A digital signal processor is then used to process the raw digital signal. The DSP includes a capture data path, a data flow control, an image processing data path, a compression/decompression engine, a resize circuit, a display processing circuit, and a rotation circuit. Data is routed between the DSP and memory via a bus. By selectively activating and reusing certain parts of the hardware architecture and various data paths, at least four modes of operation can be supported: live view, instant review, and play mode. Furthermore, the correct image is automatically displayed in all four modes, regardless of the orientation of the image or the physical orientation of the camera (both at the time the picture was taken and at the time the picture is being rendered for display).

  Recently Added Patents
Apparatus and method for transferring a data signal propagated along a bidirectional communication path within a data processing apparatus
Vehicle grille
Method for preparing an organic film at the surface of solid support under non-electrochemical conditions, solid support thus obtained and preparation kit
Inter-cell power control in the presence of fractional frequency reuse
Socket type MEMS device with stand-off portion
  Randomly Featured Patents
Power-factor correction circuit of electronic ballast for fluorescent lamps
Method of image processing in optical measuring apparatus
Bib with side pockets
Two-axis mirror control apparatus
Processing apparatus and method for removing particles therefrom
Method and apparatus for processing natural language with a hierarchy of mapping routines
Ear hook interface
3D two bit-per-cell NAND flash memory
Solutions containing mismatch repair system proteins mutL and mutS
Method and system for managing resource connections