Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 5 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Systems and methods for managing and utilizing excess corn residue
Organic electroluminescent element
Circuit arrangement having a load transistor and a voltage limiting circuit and method for driving a load transistor
Adding co-users to user definable co-user lists
Virtual appliance update method
Rapid glycopeptide optimization via neoglycosylation
Electric power steering apparatus
  Randomly Featured Patents
Fuel combustion apparatus
Structure and method for super FET mixer having logic-gate generated FET square-wave switching signal
Oil separator element
Liquid chromatography column adapted for in situ chemical sterilization
High Q factor sensor
Fruit harvesting apparatus
Systems and methods for location based call routing
Burial urn containing a transparent material with laser-induced images
Device for checking metallic pieces, in particular coins
Direct thermal compression bonding through a multiconductor base layer