Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 5 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Stacked structure and stacked method for three-dimensional chip
Organizer
Gate timing for short servo wedge in disk memory systems
Method for processing an algae medium containing algae microorganisms to produce algal oil and by-products
Method for operation of multi-layer-multi-turn high efficiency inductors
Magnesium metal-air battery
Communication system including relay station and data frame for the communication system
  Randomly Featured Patents
Disk information reproduction apparatus and method using avoid band control signals
Method for converting kinetic energy of gases or liquids to useful energy, force and work
Polycarbonate compositions and methods for the manufacture and use thereof
Desk and removable bullet resistant desk top shield
Shoe upper
Photographic image forming process utilizing a barrier layer for diffusible dye containment
Systems and methods for improving drivetrain efficiency for compressed gas energy storage
On-vehicle image processing device for vehicular control
Process for preparing an alpha or beta form copper phthalocyanine pigment
Adjustable produce rack