Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 5 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Peered proctoring
Proximity sensor arrangement in a mobile device
Image forming apparatus, information processing method, and storage medium for generating screen information
Method for testing multi-chip stacked packages
Semiconductor memory device
Methods for non-linear image blending, adjustment and display
Wine cellar alarm system
  Randomly Featured Patents
Golf tee
Device and method for separating components of a fluid sample
System and method for context based query augmentation
Apparatus for local hypothermia
Method for making a compressed structural fiberboard
Functional regulating device and method for treating malocclusion
Charge pump structure for reducing capacitance in loop filter of a phase locked loop
Drilling fluid additives for use in hard brine environments
Multi-protocol telecommunications routing optimization
Methods of recovering hydrocarbons from hydrocarbonaceous material using a constructed infrastructure having permeable walls and associated systems