Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 5 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Container pack
Configurable logic cells
Haworthia plant named `CAPETOWN`
Geographically self-labeling access points
Memory management configuration
Control strategies for a multi-mode drive system
Method of transmitting data using spatial multiplexing
  Randomly Featured Patents
Anti-personnel mine foot protection systems
Composite ceramic body and method for producing the same
Faucet handle
Optical head and optical head device
Chair control mechanism
Polymer nanofiber-based electronic nose
Clean bench and method of producing raw material for single crystal silicon
Method of inhibiting plaque on teeth by applying an oral composition
Coating systems containing beta phase and gamma-prime phase nickel aluminide
Sulfide- and polysulfide-containing lubricating oil additive compositions and lubricating compositions containing the same