Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 5 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Server chassis
Verification of a portable consumer device in an offline environment
Semiconductor device and method of manufacturing the same
Register files for a digital signal processor operating in an interleaved multi-threaded environment
Accelerator for a read-channel design and simulation tool
Selecting one of a plurality of print modes based on pixel coverage of a document
Load balancing for parallel tasks
  Randomly Featured Patents
.alpha.tocopherol-stabilized styrene/butadiene block copolymers
Device and method for adapting a container for use in a floral arrangement
Anonymous call blocking in wireless networks
Rechargeable lithium battery with Li-Al-Mn negative electrode and electrolyte containing trialkyl phosphite, phosphate or borate or dialkyl sulfate or sulfite
Seatback dump latch
Method and apparatus for endianness control in a data processing system
Closure member for an ink passage in an ink jet printhead
Power lever arm
In-line electron gun structure for color cathode ray tube having tapered walls and elongated apertures for beam spot-shaping
Identity-based flash management